{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608842169783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608842169783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 15:36:09 2020 " "Processing started: Thu Dec 24 15:36:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608842169783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608842169783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tei0022_ghrd -c tei0022_ghrd " "Command: quartus_sta tei0022_ghrd -c tei0022_ghrd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608842169783 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608842169822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608842171128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608842171128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842171187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842171187 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608842173468 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1608842173468 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842173632 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608842173638 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608842173638 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842173638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608842173638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 49 hdmi_i2c_sda port " "Ignored filter at system_constr.sdc(49): hdmi_i2c_sda could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\]  " "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\] " {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173641 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 50 hdmi_i2c_scl port " "Ignored filter at system_constr.sdc(50): hdmi_i2c_scl could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\] " "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173642 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 59 usb_rst port " "Ignored filter at system_constr.sdc(59): usb_rst could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{usb_rst\}\]  " "set_false_path -from * -to \[get_ports \{usb_rst\}\] " {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173643 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{usb_rst\}\] -to * " "set_false_path -from \[get_ports \{usb_rst\}\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173644 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173644 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842173646 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842173689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 3 *axi_dmac*cdc_sync_stage1* register " "Ignored filter at axi_dmac_constr.sdc(3): *axi_dmac*cdc_sync_stage1* could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\] " "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173690 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 6 *axi_dmac*bl_mem* register " "Ignored filter at axi_dmac_constr.sdc(6): *axi_dmac*bl_mem* could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\] " "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173697 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 29 *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* register " "Ignored filter at axi_dmac_constr.sdc(29): *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\] " "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173721 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173721 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842173725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_hdmi_tx_constr.sdc 10 *ad_rst_sync_m1 register " "Ignored filter at axi_hdmi_tx_constr.sdc(10): *ad_rst_sync_m1 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_hdmi_tx_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at axi_hdmi_tx_constr.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842173733 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842173733 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842173733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608842173770 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608842173771 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842174500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174615 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174617 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174617 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1608842174621 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842174621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174631 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174632 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174634 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174636 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174637 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174639 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174640 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174642 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174643 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174645 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174649 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174651 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174651 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174652 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174653 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174654 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174655 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174656 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174657 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174659 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174659 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842174659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174660 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174660 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174660 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174661 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174661 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174662 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174663 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174663 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174663 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174664 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174664 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174664 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174665 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174665 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174665 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174666 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174666 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174666 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174666 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174667 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174667 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174667 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174667 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174668 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174668 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174668 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174669 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174669 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174669 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174669 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174670 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174670 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174670 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174670 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174671 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174671 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174672 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174672 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174672 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174672 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174673 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174673 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174674 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174674 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174674 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174674 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174675 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174675 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174675 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174675 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174676 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174676 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174676 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174677 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174677 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174677 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174678 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174678 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174679 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174679 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174680 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174680 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 63 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(63): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174680 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174680 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 65 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(65): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174681 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174681 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174681 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174682 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174682 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174682 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174682 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174683 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174683 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174683 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174683 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174684 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174684 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174684 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174684 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174685 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174685 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174685 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174686 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174686 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174686 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174686 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174687 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174687 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO55 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO55 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174687 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174687 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO56 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO56 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174688 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174688 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO57 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO57 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174688 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174688 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 95 hps_io_hps_io_gpio_inst_GPIO58 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(95): hps_io_hps_io_gpio_inst_GPIO58 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174689 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174689 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 97 hps_io_hps_io_gpio_inst_GPIO59 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(97): hps_io_hps_io_gpio_inst_GPIO59 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174689 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174689 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 99 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(99): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174690 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174690 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 101 hps_io_hps_io_gpio_inst_GPIO65 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(101): hps_io_hps_io_gpio_inst_GPIO65 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174690 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608842174691 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608842174691 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842174691 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842174694 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842174759 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608842174763 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842174808 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842174808 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842174809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842174809 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842174809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842174809 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842174856 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608842174856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842175173 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842175174 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842175190 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842175190 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT = ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT = ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608842175193 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608842175193 ""}
{ "Info" "0" "" "Using custom scripts: ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "Using custom scripts: ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608842175193 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608842175216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.678 " "Worst-case setup slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.678               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.696               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.696               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.905               0.000 altera_reserved_tck  " "   10.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842175537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.314               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.416               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 altera_reserved_tck  " "    0.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842175607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.124 " "Worst-case recovery slack is 1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.124               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.516               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    7.516               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.236               0.000 altera_reserved_tck  " "   13.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842175629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.260               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.432               0.000 altera_reserved_tck  " "    1.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.530               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.530               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842175649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.725               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.725               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.368               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.368               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.701               0.000 altera_reserved_tck  " "   15.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842175659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842175659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842175888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842175888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842175888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842175888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.857 ns " "Worst Case Available Settling Time: 7.857 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842175888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842175888 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842175888 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608842176025 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842176716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178202 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178202 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842178276 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608842178276 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" 0 0 "Timing Analyzer" 0 0 1608842178277 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" 0 0 "Timing Analyzer" 0 0 1608842178277 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" 0 0 "Timing Analyzer" 0 0 1608842178277 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" 0 0 "Timing Analyzer" 0 0 1608842178277 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" 0 0 "Timing Analyzer" 0 0 1608842178277 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" 0 0 "Timing Analyzer" 0 0 1608842178278 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" 0 0 "Timing Analyzer" 0 0 1608842178278 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" 0 0 "Timing Analyzer" 0 0 1608842178278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.678 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.678" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.678  " "Path #1: Setup slack is 0.678 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.292      9.292  R        clock network delay " "     9.292      9.292  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.292      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE " "     9.292      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.292      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE\|q " "     9.292      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.226      0.934 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|datac " "    10.226      0.934 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.778      0.552 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout " "    10.778      0.552 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.050      0.272 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|dataa " "    11.050      0.272 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.711      0.661 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|combout " "    11.711      0.661 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.562      0.851 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|datad " "    12.562      0.851 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.160      0.598 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|combout " "    13.160      0.598 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.417      0.257 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|datac " "    13.417      0.257 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.992      0.575 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|combout " "    13.992      0.575 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.353      0.361 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datae " "    14.353      0.361 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.747      0.394 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout " "    14.747      0.394 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.747      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d " "    14.747      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.051      0.304 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    15.051      0.304 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.177      7.443  R        clock network delay " "    14.177      7.443  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.899      1.722           clock pessimism removed " "    15.899      1.722           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.729     -0.170           clock uncertainty " "    15.729     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.729      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    15.729      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.051 " "Data Arrival Time  :    15.051" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.729 " "Data Required Time :    15.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.678  " "Slack              :     0.678 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.696 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.696" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178520 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.696  " "Path #1: Setup slack is 1.696 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.429      4.429  R        clock network delay " "     4.429      4.429  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.429      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488 " "     4.429      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.743      0.314 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[15\] " "     4.743      0.314 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.213      1.470 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|datad " "     6.213      1.470 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.716      0.503 FR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|combout " "     6.716      0.503 FR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.143      0.427 RR    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|datab " "     7.143      0.427 RR    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.833      0.690 RR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|combout " "     7.833      0.690 RR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.515      0.682 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|datab " "     8.515      0.682 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.171      0.656 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|combout " "     9.171      0.656 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.512      0.341 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataf " "     9.512      0.341 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.618      0.106 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout " "     9.618      0.106 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.384      1.766 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|datac " "    11.384      1.766 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.941      0.557 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|combout " "    11.941      0.557 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.941      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0\|d " "    11.941      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.248      0.307 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "    12.248      0.307 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.537      3.537  R        clock network delay " "    13.537      3.537  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      0.467           clock pessimism removed " "    14.004      0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.944     -0.060           clock uncertainty " "    13.944     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.944      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "    13.944      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.248 " "Data Arrival Time  :    12.248" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.944 " "Data Required Time :    13.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.696  " "Slack              :     1.696 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178521 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178521 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.935  " "Path #1: Setup slack is 1.935 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      3.032  R        clock network delay " "     3.032      3.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      1.885  R        clock network delay " "     4.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.635      0.750           clock pessimism removed " "     5.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575     -0.060           clock uncertainty " "     5.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.640 " "Data Arrival Time  :     3.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.575 " "Data Required Time :     5.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.935  " "Slack              :     1.935 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.905 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.905" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.905  " "Path #1: Setup slack is 10.905 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      3.465  R        clock network delay " "     3.465      3.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "     3.465      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q " "     3.465      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.615      1.150 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa " "     4.615      1.150 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.286      0.671 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     5.286      0.671 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.881      0.595 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad " "     5.881      0.595 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.459      0.578 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     6.459      0.578 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.852      0.393 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     6.852      0.393 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.422      0.570 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     7.422      0.570 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.422      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.422      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.729      0.307 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.729      0.307 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.885      2.219  F        clock network delay " "    18.885      2.219  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.944      0.059           clock pessimism removed " "    18.944      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.634     -0.310           clock uncertainty " "    18.634     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.634      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.634      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.729 " "Data Arrival Time  :     7.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.634 " "Data Required Time :    18.634" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.905  " "Slack              :    10.905 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      1.958  R        clock network delay " "     1.958      1.958  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      3.476  R        clock network delay " "     3.476      3.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648     -0.828           clock pessimism removed " "     2.648     -0.828           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000           clock uncertainty " "     2.648      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.836 " "Data Arrival Time  :     2.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.648 " "Data Required Time :     2.648" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178580 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.314  " "Path #1: Hold slack is 0.314 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509      3.509  R        clock network delay " "     3.509      3.509  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     3.509      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509      0.000 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|q " "     3.509      0.000 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.793      0.284 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|dataf " "     3.793      0.284 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.076 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|sumout " "     3.869      0.076 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.000 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|d " "     3.869      0.000 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      0.083 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     3.952      0.083 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.129      4.129  R        clock network delay " "     4.129      4.129  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638     -0.491           clock pessimism removed " "     3.638     -0.491           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.000           clock uncertainty " "     3.638      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     3.638      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.952 " "Data Arrival Time  :     3.952" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.638 " "Data Required Time :     3.638" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.314  " "Slack              :     0.314 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178580 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178580 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.416 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.416" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.416  " "Path #1: Hold slack is 0.416 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.458      7.458  R        clock network delay " "     7.458      7.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.458      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\] " "     7.458      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.458      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[3\]\|q " "     7.458      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.346      0.888 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[3\] " "     8.346      0.888 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.418      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\] " "     8.418      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.732      9.732  R        clock network delay " "     9.732      9.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002     -1.730           clock pessimism removed " "     8.002     -1.730           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002      0.000           clock uncertainty " "     8.002      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\] " "     8.002      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.418 " "Data Arrival Time  :     8.418" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.002 " "Data Required Time :     8.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.416  " "Slack              :     0.416 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.673 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.673" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.673  " "Path #1: Hold slack is 0.673 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.101      3.101  R        clock network delay " "     3.101      3.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.101      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     3.101      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.101      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q " "     3.101      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.637 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae " "     3.738      0.637 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.890      0.152 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout " "     3.890      0.152 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.890      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     3.890      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.972      0.082 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     3.972      0.082 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.480      3.480  R        clock network delay " "     3.480      3.480  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299     -0.181           clock pessimism removed " "     3.299     -0.181           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.000           clock uncertainty " "     3.299      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     3.299      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.972 " "Data Arrival Time  :     3.972" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.299 " "Data Required Time :     3.299" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.673  " "Slack              :     0.673 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.124 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178598 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.124  " "Path #1: Recovery slack is 1.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.464      9.464  R        clock network delay " "     9.464      9.464  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.464      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.464      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.464      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.464      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.508      4.044 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn " "    13.508      4.044 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.207      0.699 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "    14.207      0.699 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.176      7.442  R        clock network delay " "    14.176      7.442  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.501      1.325           clock pessimism removed " "    15.501      1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.331     -0.170           clock uncertainty " "    15.331     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.331      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "    15.331      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.207 " "Data Arrival Time  :    14.207" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.331 " "Data Required Time :    15.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.124  " "Slack              :     1.124 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178598 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178598 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.839  " "Path #1: Recovery slack is 3.839 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      3.946  R        clock network delay " "     3.946      3.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      1.885  R        clock network delay " "     7.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.635      0.750           clock pessimism removed " "     8.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575     -0.060           clock uncertainty " "     8.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.736 " "Data Arrival Time  :     4.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.575 " "Data Required Time :     8.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.839  " "Slack              :     3.839 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.516 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.516" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178616 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.516  " "Path #1: Recovery slack is 7.516 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.154      4.154  R        clock network delay " "     4.154      4.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.154      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.154      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.154      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.154      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.789      1.635 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn " "     5.789      1.635 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.467      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "     6.467      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.576      3.576  R        clock network delay " "    13.576      3.576  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.043      0.467           clock pessimism removed " "    14.043      0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.983     -0.060           clock uncertainty " "    13.983     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.983      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "    13.983      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.467 " "Data Arrival Time  :     6.467" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.983 " "Data Required Time :    13.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.516  " "Slack              :     7.516 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.236 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.236" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.236  " "Path #1: Recovery slack is 13.236 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      2.805  R        clock network delay " "     2.805      2.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.805      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.805      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.355      2.550 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     5.355      2.550 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.040      0.685 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     6.040      0.685 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.527      2.861  F        clock network delay " "    19.527      2.861  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.586      0.059           clock pessimism removed " "    19.586      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.276     -0.310           clock uncertainty " "    19.276     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.276      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.276      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.040 " "Data Arrival Time  :     6.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.276 " "Data Required Time :    19.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.236  " "Slack              :    13.236 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.593  " "Path #1: Removal slack is 0.593 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      1.948  R        clock network delay " "     1.948      1.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.837      2.837  R        clock network delay " "     2.837      2.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087     -0.750           clock pessimism removed " "     2.087     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000           clock uncertainty " "     2.087      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.680 " "Data Arrival Time  :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.087 " "Data Required Time :     2.087" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.593  " "Slack              :     0.593 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178627 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178627 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.260 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.260" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.260  " "Path #1: Removal slack is 1.260 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      3.555  R        clock network delay " "     3.555      3.555  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.555      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.555      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.313      0.758 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[0\]\|clrn " "     4.313      0.758 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.916      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\] " "     4.916      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.148      4.148  R        clock network delay " "     4.148      4.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656     -0.492           clock pessimism removed " "     3.656     -0.492           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.000           clock uncertainty " "     3.656      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\] " "     3.656      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.916 " "Data Arrival Time  :     4.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.656 " "Data Required Time :     3.656" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.260  " "Slack              :     1.260 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.432 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.432  " "Path #1: Removal slack is 1.432 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.663      2.663  R        clock network delay " "     2.663      2.663  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.663      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.663      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.663      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     2.663      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.053      1.390 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE\|clrn " "     4.053      1.390 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.715      0.662 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "     4.715      0.662 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      3.342  R        clock network delay " "     3.342      3.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283     -0.059           clock pessimism removed " "     3.283     -0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.000           clock uncertainty " "     3.283      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "     3.283      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.715 " "Data Arrival Time  :     4.715" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.283 " "Data Required Time :     3.283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.432  " "Slack              :     1.432 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.530 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.530" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178646 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.530  " "Path #1: Removal slack is 1.530 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.597      7.597  R        clock network delay " "     7.597      7.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.597      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.597      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.597      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.597      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.891      1.294 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn " "     8.891      1.294 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.494      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     9.494      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.289      9.289  R        clock network delay " "     9.289      9.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.964     -1.325           clock pessimism removed " "     7.964     -1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.964      0.000           clock uncertainty " "     7.964      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.964      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     7.964      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.494 " "Data Arrival Time  :     9.494" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.964 " "Data Required Time :     7.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.530  " "Slack              :     1.530 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842178647 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842178647 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608842178650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608842178723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608842195459 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842196608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842196608 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842196608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842196608 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842196608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842196608 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842196650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608842196650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842196684 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842196684 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842196704 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842196704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.562 " "Worst-case setup slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842196957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842196957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.562               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842196957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.627               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842196957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842196957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.090               0.000 altera_reserved_tck  " "   11.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842196957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842196957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.252               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.261               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 altera_reserved_tck  " "    0.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842197051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.318 " "Worst-case recovery slack is 1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.318               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.584               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    7.584               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.493               0.000 altera_reserved_tck  " "   13.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842197096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.204               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 altera_reserved_tck  " "    1.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.398               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.398               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842197141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.695               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.695               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.339               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.339               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.753               0.000 altera_reserved_tck  " "   15.753               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842197179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842197179 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842197344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842197344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842197344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842197344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.990 ns " "Worst Case Available Settling Time: 7.990 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842197344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842197344 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842197344 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608842197516 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842198118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199401 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199401 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199469 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199540 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199540 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199612 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199612 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842199711 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608842199712 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" 0 0 "Timing Analyzer" 0 0 1608842199712 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" 0 0 "Timing Analyzer" 0 0 1608842199712 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" 0 0 "Timing Analyzer" 0 0 1608842199712 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" 0 0 "Timing Analyzer" 0 0 1608842199712 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" 0 0 "Timing Analyzer" 0 0 1608842199713 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" 0 0 "Timing Analyzer" 0 0 1608842199713 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" 0 0 "Timing Analyzer" 0 0 1608842199713 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" 0 0 "Timing Analyzer" 0 0 1608842199713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199948 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199948 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.562  " "Path #1: Setup slack is 0.562 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.397      9.397  R        clock network delay " "     9.397      9.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.397      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE " "     9.397      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.397      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE\|q " "     9.397      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM73~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.280      0.883 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|datac " "    10.280      0.883 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.764      0.484 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout " "    10.764      0.484 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.048      0.284 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|dataa " "    11.048      0.284 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.827      0.779 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|combout " "    11.827      0.779 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.640      0.813 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|datad " "    12.640      0.813 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.322      0.682 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|combout " "    13.322      0.682 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.544      0.222 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|datac " "    13.544      0.222 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.223      0.679 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|combout " "    14.223      0.679 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan6~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.549      0.326 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datae " "    14.549      0.326 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.961      0.412 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout " "    14.961      0.412 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.961      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d " "    14.961      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.276      0.315 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    15.276      0.315 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.381      7.647  R        clock network delay " "    14.381      7.647  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.008      1.627           clock pessimism removed " "    16.008      1.627           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838     -0.170           clock uncertainty " "    15.838     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    15.838      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.276 " "Data Arrival Time  :    15.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.838 " "Data Required Time :    15.838" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.562  " "Slack              :     0.562 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199949 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.627 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.627" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.627  " "Path #1: Setup slack is 1.627 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609      4.609  R        clock network delay " "     4.609      4.609  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488 " "     4.609      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.942      0.333 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[15\] " "     4.942      0.333 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.348      1.406 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|datad " "     6.348      1.406 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.869      0.521 FR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|combout " "     6.869      0.521 FR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal5~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.245      0.376 RR    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|datab " "     7.245      0.376 RR    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.025      0.780 RR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|combout " "     8.025      0.780 RR  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.633      0.608 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|datab " "     8.633      0.608 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.372      0.739 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|combout " "     9.372      0.739 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.690      0.318 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataf " "     9.690      0.318 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.806      0.116 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout " "     9.806      0.116 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.469      1.663 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|datac " "    11.469      1.663 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      0.628 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|combout " "    12.097      0.628 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0\|d " "    12.097      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full0\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.415      0.318 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "    12.415      0.318 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.635      3.635  R        clock network delay " "    13.635      3.635  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.102      0.467           clock pessimism removed " "    14.102      0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.042     -0.060           clock uncertainty " "    14.042     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.042      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "    14.042      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.415 " "Data Arrival Time  :    12.415" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.042 " "Data Required Time :    14.042" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.627  " "Slack              :     1.627 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199995 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.908  " "Path #1: Setup slack is 1.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.946      1.946  R        clock network delay " "     4.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.696      0.750           clock pessimism removed " "     5.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636     -0.060           clock uncertainty " "     5.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.728 " "Data Arrival Time  :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.636 " "Data Required Time :     5.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.908  " "Slack              :     1.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199996 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199996 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.090 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.090  " "Path #1: Setup slack is 11.090 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      3.332  R        clock network delay " "     3.332      3.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "     3.332      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q " "     3.332      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.403      1.071 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa " "     4.403      1.071 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.162      0.759 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     5.162      0.759 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.667      0.505 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad " "     5.667      0.505 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.325      0.658 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     6.325      0.658 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.680      0.355 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     6.680      0.355 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.354      0.674 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     7.354      0.674 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.354      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.354      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.673      0.319 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.673      0.319 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.017      2.351  F        clock network delay " "    19.017      2.351  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.073      0.056           clock pessimism removed " "    19.073      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.763     -0.310           clock uncertainty " "    18.763     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.763      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.763      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.673 " "Data Arrival Time  :     7.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.763 " "Data Required Time :    18.763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.090  " "Slack              :    11.090 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842199999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842199999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      2.037  R        clock network delay " "     2.037      2.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      3.544  R        clock network delay " "     3.544      3.544  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722     -0.822           clock pessimism removed " "     2.722     -0.822           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000           clock uncertainty " "     2.722      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.950 " "Data Arrival Time  :     2.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.722 " "Data Required Time :     2.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200002 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.252 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.252  " "Path #1: Hold slack is 0.252 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.665      7.665  R        clock network delay " "     7.665      7.665  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.665      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\] " "     7.665      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.665      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[3\]\|q " "     7.665      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.490      0.825 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[3\] " "     8.490      0.825 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.566      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\] " "     8.566      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.949      9.949  R        clock network delay " "     9.949      9.949  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.314     -1.635           clock pessimism removed " "     8.314     -1.635           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.314      0.000           clock uncertainty " "     8.314      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.314      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\] " "     8.314      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.566 " "Data Arrival Time  :     8.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.314 " "Data Required Time :     8.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.252  " "Slack              :     0.252 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.261 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200052 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.261  " "Path #1: Hold slack is 0.261 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1758 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1758" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg26 " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg26" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      3.147  R        clock network delay " "     3.147      3.147  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1758 " "     3.147      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1758" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.000 RR  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[38\] " "     3.147      0.000 RR  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[38\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.493      1.346 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[26\] " "     4.493      1.346 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.553      0.060 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg26 " "     4.553      0.060 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg26" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.320      4.320  R        clock network delay " "     4.320      4.320  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.292     -0.028           clock pessimism removed " "     4.292     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.292      0.000           clock uncertainty " "     4.292      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.292      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg26 " "     4.292      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg26" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.553 " "Data Arrival Time  :     4.553" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.292 " "Data Required Time :     4.292" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.261  " "Slack              :     0.261 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.628 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.628" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.628  " "Path #1: Hold slack is 0.628 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.975      2.975  R        clock network delay " "     2.975      2.975  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.975      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     2.975      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.975      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q " "     2.975      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.567 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae " "     3.542      0.567 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.164 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout " "     3.706      0.164 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     3.706      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.792      0.086 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     3.792      0.086 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.340      3.340  R        clock network delay " "     3.340      3.340  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164     -0.176           clock pessimism removed " "     3.164     -0.176           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000           clock uncertainty " "     3.164      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     3.164      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.792 " "Data Arrival Time  :     3.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.164 " "Data Required Time :     3.164" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.628  " "Slack              :     0.628 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200056 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.318 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.318  " "Path #1: Recovery slack is 1.318 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.564      9.564  R        clock network delay " "     9.564      9.564  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.564      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.564      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.564      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.564      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.427      3.863 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn " "    13.427      3.863 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.122      0.695 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "    14.122      0.695 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.381      7.647  R        clock network delay " "    14.381      7.647  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.610      1.229           clock pessimism removed " "    15.610      1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.440     -0.170           clock uncertainty " "    15.440     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.440      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "    15.440      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.122 " "Data Arrival Time  :    14.122" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.440 " "Data Required Time :    15.440" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.318  " "Slack              :     1.318 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.037  " "Path #1: Recovery slack is 4.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.946      1.946  R        clock network delay " "     7.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      0.750           clock pessimism removed " "     8.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636     -0.060           clock uncertainty " "     8.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.599 " "Data Arrival Time  :     4.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.636 " "Data Required Time :     8.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.037  " "Slack              :     4.037 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.584 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.584  " "Path #1: Recovery slack is 7.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229      4.229  R        clock network delay " "     4.229      4.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.229      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.229      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.811      1.582 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn " "     5.811      1.582 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.480      0.669 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "     6.480      0.669 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.657      3.657  R        clock network delay " "    13.657      3.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.124      0.467           clock pessimism removed " "    14.124      0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.064     -0.060           clock uncertainty " "    14.064     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.064      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "    14.064      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.480 " "Data Arrival Time  :     6.480" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.064 " "Data Required Time :    14.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.584  " "Slack              :     7.584 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.493 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.493" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.493  " "Path #1: Recovery slack is 13.493 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747      2.747  R        clock network delay " "     2.747      2.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.747      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.747      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.181      2.434 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     5.181      2.434 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.859      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     5.859      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.606      2.940  F        clock network delay " "    19.606      2.940  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.662      0.056           clock pessimism removed " "    19.662      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.352     -0.310           clock uncertainty " "    19.352     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.352      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    19.352      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.859 " "Data Arrival Time  :     5.859" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.352 " "Data Required Time :    19.352" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.493  " "Slack              :    13.493 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200077 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200080 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.564  " "Path #1: Removal slack is 0.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      2.081  R        clock network delay " "     2.081      2.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\] " "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn " "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      2.877  R        clock network delay " "     2.877      2.877  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127     -0.750           clock pessimism removed " "     2.127     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000           clock uncertainty " "     2.127      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.691 " "Data Arrival Time  :     2.691" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.127 " "Data Required Time :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.564  " "Slack              :     0.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200080 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200080 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.204 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.204" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200090 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.204  " "Path #1: Removal slack is 1.204 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      3.634  R        clock network delay " "     3.634      3.634  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.634      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.634      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.335      0.701 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[0\]\|clrn " "     4.335      0.701 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.933      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\] " "     4.933      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.223      4.223  R        clock network delay " "     4.223      4.223  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729     -0.494           clock pessimism removed " "     3.729     -0.494           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.000           clock uncertainty " "     3.729      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\] " "     3.729      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.933 " "Data Arrival Time  :     4.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.729 " "Data Required Time :     3.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.204  " "Slack              :     1.204 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200091 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.351 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.351" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.351  " "Path #1: Removal slack is 1.351 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.594      2.594  R        clock network delay " "     2.594      2.594  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.594      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.594      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.594      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     2.594      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.857      1.263 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE\|clrn " "     3.857      1.263 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.691 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "     4.548      0.691 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.254      3.254  R        clock network delay " "     3.254      3.254  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197     -0.057           clock pessimism removed " "     3.197     -0.057           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.000           clock uncertainty " "     3.197      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "     3.197      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.548 " "Data Arrival Time  :     4.548" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.197 " "Data Required Time :     3.197" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.351  " "Slack              :     1.351 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200094 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.398 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.398  " "Path #1: Removal slack is 1.398 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.794      7.794  R        clock network delay " "     7.794      7.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.794      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.794      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.794      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.794      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.930      1.136 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn " "     8.930      1.136 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.563      0.633 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     9.563      0.633 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.394      9.394  R        clock network delay " "     9.394      9.394  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165     -1.229           clock pessimism removed " "     8.165     -1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165      0.000           clock uncertainty " "     8.165      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     8.165      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.563 " "Data Arrival Time  :     9.563" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.165 " "Data Required Time :     8.165" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.398  " "Slack              :     1.398 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842200099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842200099 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608842200102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608842200458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608842212301 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842213308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842213308 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842213308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842213308 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842213308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842213308 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842213352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608842213352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842213388 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842213388 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842213409 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842213409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.031               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.031               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.027               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.027               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.492               0.000 altera_reserved_tck  " "   14.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842213531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.143               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 altera_reserved_tck  " "    0.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842213653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.468               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.808               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.808               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.228               0.000 altera_reserved_tck  " "   15.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842213729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.485               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 altera_reserved_tck  " "    0.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.675               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842213815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.251               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.251               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.897               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.897               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.810               0.000 altera_reserved_tck  " "   15.810               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842213894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842213894 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842214065 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842214065 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842214065 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842214065 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.877 ns " "Worst Case Available Settling Time: 10.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842214065 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842214065 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842214065 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608842214323 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842214917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216420 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842216420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842216519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216623 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842216623 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842216729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842216729 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842216876 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608842216876 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" 0 0 "Timing Analyzer" 0 0 1608842216876 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" 0 0 "Timing Analyzer" 0 0 1608842216876 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" 0 0 "Timing Analyzer" 0 0 1608842216877 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" 0 0 "Timing Analyzer" 0 0 1608842216877 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" 0 0 "Timing Analyzer" 0 0 1608842216877 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" 0 0 "Timing Analyzer" 0 0 1608842216877 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1608842216877 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" 0 0 "Timing Analyzer" 0 0 1608842216877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217196 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.780  R        clock network delay " "     3.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.530      0.750           clock pessimism removed " "     4.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470     -0.060           clock uncertainty " "     4.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.860 " "Data Arrival Time  :     1.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.470 " "Data Required Time :     4.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217197 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217197 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.031 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.031  " "Path #1: Setup slack is 4.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data_2d\[19\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data_2d\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.195      4.195  R        clock network delay " "     4.195      4.195  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.195      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\] " "     4.195      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.207      0.012 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[2\] " "     4.207      0.012 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.057      1.850 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data_2d\[19\]\|asdata " "     6.057      1.850 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data_2d\[19\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.326      0.269 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data_2d\[19\] " "     6.326      0.269 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data_2d\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.010      3.276  R        clock network delay " "    10.010      3.276  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.527      0.517           clock pessimism removed " "    10.527      0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.357     -0.170           clock uncertainty " "    10.357     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.357      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data_2d\[19\] " "    10.357      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data_2d\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.326 " "Data Arrival Time  :     6.326" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.357 " "Data Required Time :    10.357" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.031  " "Slack              :     4.031 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.027 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.027" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.027  " "Path #1: Setup slack is 6.027 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13 " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.027      2.027  R        clock network delay " "     2.027      2.027  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.027      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "     2.027      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.142      0.115 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0 " "     2.142      0.115 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.037      0.895 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf " "     3.037      0.895 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.079      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout " "     3.079      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125      1.046 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|datad " "     4.125      1.046 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.256      0.131 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|combout " "     4.256      0.131 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.181      0.925 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~13\|ena " "     5.181      0.925 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~13\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.422      0.241 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13 " "     5.422      0.241 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.502      1.502  R        clock network delay " "    11.502      1.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.509      0.007           clock pessimism removed " "    11.509      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.449     -0.060           clock uncertainty " "    11.449     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.449      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13 " "    11.449      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.422 " "Data Arrival Time  :     5.422" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.449 " "Data Required Time :    11.449" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.027  " "Slack              :     6.027 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.492 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.492" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.492  " "Path #1: Setup slack is 14.492 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.428      1.428  R        clock network delay " "     1.428      1.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.428      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "     1.428      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.428      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q " "     1.428      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.013      0.585 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa " "     2.013      0.585 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.229      0.216 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     2.229      0.216 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.451      0.222 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad " "     2.451      0.222 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.659      0.208 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     2.659      0.208 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.839      0.180 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     2.839      0.180 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      0.202 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     3.041      0.202 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.041      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.170      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.954      1.288  F        clock network delay " "    17.954      1.288  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.972      0.018           clock pessimism removed " "    17.972      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.662     -0.310           clock uncertainty " "    17.662     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.662      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.662      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.170 " "Data Arrival Time  :     3.170" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.662 " "Data Required Time :    17.662" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.492  " "Slack              :    14.492 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217249 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.084  " "Path #1: Hold slack is 0.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.781  R        clock network delay " "     0.781      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010     -0.774           clock pessimism removed " "     1.010     -0.774           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000           clock uncertainty " "     1.010      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.094 " "Data Arrival Time  :     1.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.010 " "Data Required Time :     1.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.084  " "Slack              :     0.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217250 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.143  " "Path #1: Hold slack is 0.143 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.477      1.477  R        clock network delay " "     1.477      1.477  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.477      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     1.477      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.477      0.000 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|q " "     1.477      0.000 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599      0.122 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|dataf " "     1.599      0.122 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633      0.034 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|sumout " "     1.633      0.034 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|d " "     1.633      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      0.025 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     1.658      0.025 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      1.712  R        clock network delay " "     1.712      1.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515     -0.197           clock pessimism removed " "     1.515     -0.197           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      0.000           clock uncertainty " "     1.515      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     1.515      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.658 " "Data Arrival Time  :     1.658" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.515 " "Data Required Time :     1.515" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.143  " "Slack              :     0.143 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.178 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.178" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.178  " "Path #1: Hold slack is 0.178 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      3.276  R        clock network delay " "     3.276      3.276  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\] " "     3.276      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[7\]\|q " "     3.276      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.379 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[7\] " "     3.655      0.379 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\] " "     3.704      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.220      4.220  R        clock network delay " "     4.220      4.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526     -0.694           clock pessimism removed " "     3.526     -0.694           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.000           clock uncertainty " "     3.526      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\] " "     3.526      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.704 " "Data Arrival Time  :     3.704" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.526 " "Data Required Time :     3.526" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.178  " "Slack              :     0.178 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.195 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.195" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.195  " "Path #1: Hold slack is 0.195 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      1.228  R        clock network delay " "     1.228      1.228  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.228      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q " "     1.228      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.476      0.248 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae " "     1.476      0.248 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.541      0.065 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout " "     1.541      0.065 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.541      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     1.541      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.566      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.444      1.444  R        clock network delay " "     1.444      1.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.371     -0.073           clock pessimism removed " "     1.371     -0.073           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.371      0.000           clock uncertainty " "     1.371      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.371      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.371      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.566 " "Data Arrival Time  :     1.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.371 " "Data Required Time :     1.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.195  " "Slack              :     0.195 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.468  " "Path #1: Recovery slack is 3.468 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.091      4.091  R        clock network delay " "     4.091      4.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.091      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     4.091      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.091      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     4.091      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.656      2.565 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn " "     6.656      2.565 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      0.233 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "     6.889      0.233 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.010      3.276  R        clock network delay " "    10.010      3.276  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.527      0.517           clock pessimism removed " "    10.527      0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.357     -0.170           clock uncertainty " "    10.357     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.357      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "    10.357      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.889 " "Data Arrival Time  :     6.889" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.357 " "Data Required Time :    10.357" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.468  " "Slack              :     3.468 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.727  " "Path #1: Recovery slack is 4.727 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      2.405  R        clock network delay " "     2.405      2.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.780      0.780  R        clock network delay " "     6.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.750           clock pessimism removed " "     7.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470     -0.060           clock uncertainty " "     7.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.470 " "Data Required Time :     7.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.727  " "Slack              :     4.727 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.808 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.808" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.808  " "Path #1: Recovery slack is 8.808 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.727      1.727  R        clock network delay " "     1.727      1.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.727      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.727      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.727      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.727      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.599      0.872 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn " "     2.599      0.872 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.827      0.228 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "     2.827      0.228 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.506      1.506  R        clock network delay " "    11.506      1.506  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.695      0.189           clock pessimism removed " "    11.695      0.189           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.635     -0.060           clock uncertainty " "    11.635     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.635      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "    11.635      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.827 " "Data Arrival Time  :     2.827" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.635 " "Data Required Time :    11.635" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.808  " "Slack              :     8.808 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.228 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.228  " "Path #1: Recovery slack is 15.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.126      1.126  R        clock network delay " "     1.126      1.126  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.126      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.126      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.126      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.126      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577      1.451 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.577      1.451 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.808      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.808      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.328      1.662  F        clock network delay " "    18.328      1.662  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.346      0.018           clock pessimism removed " "    18.346      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.036     -0.310           clock uncertainty " "    18.036     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.036      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    18.036      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.808 " "Data Arrival Time  :     2.808" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.036 " "Data Required Time :    18.036" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.228  " "Slack              :    15.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217331 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.485 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.485" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.485  " "Path #1: Removal slack is 0.485 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      1.494  R        clock network delay " "     1.494      1.494  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.494      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.494      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.810      0.316 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn " "     1.810      0.316 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.020      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     2.020      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      1.732  R        clock network delay " "     1.732      1.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535     -0.197           clock pessimism removed " "     1.535     -0.197           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535      0.000           clock uncertainty " "     1.535      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.535      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.020 " "Data Arrival Time  :     2.020" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.535 " "Data Required Time :     1.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.485  " "Slack              :     0.485 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.497  " "Path #1: Removal slack is 0.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      1.016  R        clock network delay " "     1.016      1.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842     -0.750           clock pessimism removed " "     0.842     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000           clock uncertainty " "     0.842      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.339 " "Data Arrival Time  :     1.339" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.842 " "Data Required Time :     0.842" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.497  " "Slack              :     0.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.541 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.541" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.541  " "Path #1: Removal slack is 0.541 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.952      0.952  R        clock network delay " "     0.952      0.952  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.952      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.952      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.952      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.952      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.772 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\]\|clrn " "     1.724      0.772 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.934      0.210 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\] " "     1.934      0.210 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.411      1.411  R        clock network delay " "     1.411      1.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.393     -0.018           clock pessimism removed " "     1.393     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.393      0.000           clock uncertainty " "     1.393      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.393      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\] " "     1.393      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.934 " "Data Arrival Time  :     1.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.393 " "Data Required Time :     1.393" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.541  " "Slack              :     0.541 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217347 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.675 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.675  " "Path #1: Removal slack is 0.675 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.358      3.358  R        clock network delay " "     3.358      3.358  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.358      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.358      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.358      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.358      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.591 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn " "     3.949      0.591 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.159      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     4.159      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.001      4.001  R        clock network delay " "     4.001      4.001  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.484     -0.517           clock pessimism removed " "     3.484     -0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.484      0.000           clock uncertainty " "     3.484      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.484      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     3.484      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.159 " "Data Arrival Time  :     4.159" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.484 " "Data Required Time :     3.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.675  " "Slack              :     0.675 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842217352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842217352 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608842217355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842218284 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842218284 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842218284 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842218284 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842218284 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842218284 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842218324 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608842218324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842218357 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842218357 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842218376 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842218376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.204               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.204               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.423               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.423               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.706               0.000 altera_reserved_tck  " "   14.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842218536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.104               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.130               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 altera_reserved_tck  " "    0.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842218688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.866 " "Worst-case recovery slack is 3.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.866               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.866               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.939               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.939               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.435               0.000 altera_reserved_tck  " "   15.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842218788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.444 " "Worst-case removal slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.444               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 altera_reserved_tck  " "    0.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.590               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842218894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.252               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.252               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.898               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.898               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.819               0.000 altera_reserved_tck  " "   15.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608842218989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842218989 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842219153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842219153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842219153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842219153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.116 ns " "Worst Case Available Settling Time: 11.116 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842219153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608842219153 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842219153 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608842219526 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842220156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222100 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222100 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222482 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608842222636 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1608842222637 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" 0 0 "Timing Analyzer" 0 0 1608842222638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.756  R        clock network delay " "     3.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.506      0.750           clock pessimism removed " "     4.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446     -0.060           clock uncertainty " "     4.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.836 " "Data Arrival Time  :     1.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.446 " "Data Required Time :     4.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.204 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.204" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.204  " "Path #1: Setup slack is 4.204 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[16\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_1\[23\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_1\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.161      4.161  R        clock network delay " "     4.161      4.161  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.161      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[16\] " "     4.161      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.480      2.319 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_1\[23\] " "     6.480      2.319 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_1\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.172      3.438  R        clock network delay " "    10.172      3.438  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.854      0.682           clock pessimism removed " "    10.854      0.682           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.684     -0.170           clock uncertainty " "    10.684     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.684      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_1\[23\] " "    10.684      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_1\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.480 " "Data Arrival Time  :     6.480" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.684 " "Data Required Time :    10.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.204  " "Slack              :     4.204 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842222991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842222991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.423 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.423" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.423  " "Path #1: Setup slack is 6.423 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13 " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.016      2.016  R        clock network delay " "     2.016      2.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "     2.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.133      0.117 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0 " "     2.133      0.117 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      0.785 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf " "     2.918      0.785 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.960      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout " "     2.960      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.856      0.896 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|datad " "     3.856      0.896 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.977      0.121 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|combout " "     3.977      0.121 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~69\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.765      0.788 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~13\|ena " "     4.765      0.788 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~13\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      0.216 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13 " "     4.981      0.216 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.456      1.456  R        clock network delay " "    11.456      1.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.464      0.008           clock pessimism removed " "    11.464      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.404     -0.060           clock uncertainty " "    11.404     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.404      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13 " "    11.404      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.981 " "Data Arrival Time  :     4.981" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.404 " "Data Required Time :    11.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.423  " "Slack              :     6.423 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.706 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.706" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.706  " "Path #1: Setup slack is 14.706 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      1.332  R        clock network delay " "     1.332      1.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE " "     1.332      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q " "     1.332      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      0.510 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa " "     1.842      0.510 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.059      0.217 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     2.059      0.217 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.247      0.188 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad " "     2.247      0.188 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.451      0.204 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     2.451      0.204 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.159 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     2.610      0.159 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      0.203 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.813      0.203 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     2.813      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     2.939      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.938      1.272  F        clock network delay " "    17.938      1.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.955      0.017           clock pessimism removed " "    17.955      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.645     -0.310           clock uncertainty " "    17.645     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.645      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.645      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.939 " "Data Arrival Time  :     2.939" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.645 " "Data Required Time :    17.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.706  " "Slack              :    14.706 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.077  " "Path #1: Hold slack is 0.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.762  R        clock network delay " "     0.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      1.760  R        clock network delay " "     1.760      1.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987     -0.773           clock pessimism removed " "     0.987     -0.773           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000           clock uncertainty " "     0.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.064 " "Data Arrival Time  :     1.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.987 " "Data Required Time :     0.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.077  " "Slack              :     0.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.104 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223049 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.104  " "Path #1: Hold slack is 0.104 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      3.207  R        clock network delay " "     3.207      3.207  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\] " "     3.207      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[7\]\|q " "     3.207      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.537      0.330 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[7\] " "     3.537      0.330 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\] " "     3.599      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.165      4.165  R        clock network delay " "     4.165      4.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495     -0.670           clock pessimism removed " "     3.495     -0.670           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.000           clock uncertainty " "     3.495      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\] " "     3.495      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.599 " "Data Arrival Time  :     3.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.495 " "Data Required Time :     3.495" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.104  " "Slack              :     0.104 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223049 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.130  " "Path #1: Hold slack is 0.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.433      1.433  R        clock network delay " "     1.433      1.433  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.433      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     1.433      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.433      0.000 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|q " "     1.433      0.000 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.106 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|dataf " "     1.539      0.106 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.035 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|sumout " "     1.574      0.035 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|Add3~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|d " "     1.574      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_2d_transfer\|src_address\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.598      0.024 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     1.598      0.024 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.665      1.665  R        clock network delay " "     1.665      1.665  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468     -0.197           clock pessimism removed " "     1.468     -0.197           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      0.000           clock uncertainty " "     1.468      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\] " "     1.468      0.000      uTh  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\|src_address\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.598 " "Data Arrival Time  :     1.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.468 " "Data Required Time :     1.468" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.130  " "Slack              :     0.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.161 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.161" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.161  " "Path #1: Hold slack is 0.161 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.139      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q " "     1.139      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.216 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae " "     1.355      0.216 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.417      0.062 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout " "     1.417      0.062 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.417      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     1.417      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.441      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.441      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.345      1.345  R        clock network delay " "     1.345      1.345  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.280     -0.065           clock pessimism removed " "     1.280     -0.065           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.280      0.000           clock uncertainty " "     1.280      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.280      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.280      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.441 " "Data Arrival Time  :     1.441" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.280 " "Data Required Time :     1.280" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.161  " "Slack              :     0.161 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223102 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.866 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.866" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.866  " "Path #1: Recovery slack is 3.866 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      3.986  R        clock network delay " "     3.986      3.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.986      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.986      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.178      2.192 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn " "     6.178      2.192 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m3\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.396      0.218 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "     6.396      0.218 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.939      3.205  R        clock network delay " "     9.939      3.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.432      0.493           clock pessimism removed " "    10.432      0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.262     -0.170           clock uncertainty " "    10.262     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.262      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3 " "    10.262      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.396 " "Data Arrival Time  :     6.396" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.262 " "Data Required Time :    10.262" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.866  " "Slack              :     3.866 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.825  " "Path #1: Recovery slack is 4.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      2.286  R        clock network delay " "     2.286      2.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.756      0.756  R        clock network delay " "     6.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.506      0.750           clock pessimism removed " "     7.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446     -0.060           clock uncertainty " "     7.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.621 " "Data Arrival Time  :     2.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.446 " "Data Required Time :     7.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.825  " "Slack              :     4.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223111 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.939 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.939" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223123 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.939  " "Path #1: Recovery slack is 8.939 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      1.680  R        clock network delay " "     1.680      1.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.680      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.680      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436      0.756 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn " "     2.436      0.756 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_end_of_frame_d\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.649      0.213 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "     2.649      0.213 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.458      1.458  R        clock network delay " "    11.458      1.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.648      0.190           clock pessimism removed " "    11.648      0.190           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.588     -0.060           clock uncertainty " "    11.588     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.588      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d " "    11.588      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_end_of_frame_d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.649 " "Data Arrival Time  :     2.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.588 " "Data Required Time :    11.588" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.939  " "Slack              :     8.939 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223123 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223123 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.435 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223125 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223125 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.435  " "Path #1: Recovery slack is 15.435 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      1.067  R        clock network delay " "     1.067      1.067  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.067      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.067      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.321      1.254 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.321      1.254 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.537      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.537      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.265      1.599  F        clock network delay " "    18.265      1.599  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.282      0.017           clock pessimism removed " "    18.282      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.972     -0.310           clock uncertainty " "    17.972     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.972      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    17.972      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.537 " "Data Arrival Time  :     2.537" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.972 " "Data Required Time :    17.972" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.435  " "Slack              :    15.435 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.444 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223136 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.444  " "Path #1: Removal slack is 0.444 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      1.451  R        clock network delay " "     1.451      1.451  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.451      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.451      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.735      0.284 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn " "     1.735      0.284 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.931      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      1.685  R        clock network delay " "     1.685      1.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.487     -0.198           clock pessimism removed " "     1.487     -0.198           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.487      0.000           clock uncertainty " "     1.487      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.487      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.487      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.931 " "Data Arrival Time  :     1.931" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.487 " "Data Required Time :     1.487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.444  " "Slack              :     0.444 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223137 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.473  " "Path #1: Removal slack is 0.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.974  R        clock network delay " "     0.974      0.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820     -0.750           clock pessimism removed " "     0.820     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000           clock uncertainty " "     0.820      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.293 " "Data Arrival Time  :     1.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.820 " "Data Required Time :     0.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.473  " "Slack              :     0.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223138 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.474 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.474" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223141 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.474  " "Path #1: Removal slack is 0.474 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.955      0.955  R        clock network delay " "     0.955      0.955  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.955      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     0.955      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.955      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     0.955      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.530      0.575 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE\|clrn " "     1.530      0.575 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.750      0.220 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "     1.750      0.220 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.294      1.294  R        clock network delay " "     1.294      1.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.276     -0.018           clock pessimism removed " "     1.276     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.276      0.000           clock uncertainty " "     1.276      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.276      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE " "     1.276      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.750 " "Data Arrival Time  :     1.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.276 " "Data Required Time :     1.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.474  " "Slack              :     0.474 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223141 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223141 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.590  " "Path #1: Removal slack is 0.590 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      3.283  R        clock network delay " "     3.283      3.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.283      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.283      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.523 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn " "     3.806      0.523 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[172\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.002      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     4.002      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      3.905  R        clock network delay " "     3.905      3.905  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412     -0.493           clock pessimism removed " "     3.412     -0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.000           clock uncertainty " "     3.412      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\] " "     3.412      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[172\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.002 " "Data Arrival Time  :     4.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.412 " "Data Required Time :     3.412" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.590  " "Slack              :     0.590 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608842223147 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842223147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608842226407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608842226409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842226759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608842226759 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842227552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842227552 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842227552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842227552 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608842227552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608842227552 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608842227595 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608842227595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608842227631 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842227631 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608842227648 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608842227648 ""}
{ "Error" "0" "" "File not found: ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "File not found: ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608842227651 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Timing Analyzer 1  239 s Quartus Prime " "Quartus Prime Timing Analyzer was unsuccessful. 1 error, 239 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1862 " "Peak virtual memory: 1862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608842228239 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 24 15:37:08 2020 " "Processing ended: Thu Dec 24 15:37:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608842228239 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608842228239 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608842228239 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608842228239 ""}
