// Seed: 3754097924
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2
);
  wire id_4;
  wire id_5;
  bit  id_6;
  assign id_0 = -1;
  wire id_7;
  assign module_1.id_9 = 0;
  always @(-1) id_6 <= id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd97,
    parameter id_15 = 32'd48
) (
    input wire _id_0,
    output uwire id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input uwire id_13
);
  wire _id_15, id_16;
  logic id_17;
  wire [id_15 : id_0] id_18, id_19, id_20, id_21;
  wire id_22;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_6
  );
endmodule
