I915_GEM_GPU_DOMAINS	,	V_181
virt	,	V_152
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_35
spin_lock_init	,	F_94
blt_ring_get_irq	,	F_116
ring	,	V_2
i915_gem_object_unpin	,	F_36
irq_refcount	,	V_110
I915_WRITE	,	F_44
msleep	,	F_104
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_DISABLE	,	V_174
dev	,	V_9
len	,	V_132
mtrr	,	V_144
intel_ring_begin	,	F_7
gen6_add_request	,	F_49
drm_core_check_feature	,	F_28
pc_render_get_seqno	,	F_61
MI_SEMAPHORE_MBOX	,	V_80
MI_SEMAPHORE_REGISTER	,	V_82
pipe_control	,	V_29
I915_WRITE_HEAD	,	F_20
unlikely	,	F_107
" ring buffer\n"	,	L_13
MI_INVALIDATE_TLB	,	V_182
MI_READ_FLUSH	,	V_23
EIO	,	V_57
HAS_PCH_SPLIT	,	F_69
mmio_offset	,	V_79
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_ENABLE	,	V_177
MI_NO_WRITE_FLUSH	,	V_19
"ctl %08x head %08x tail %08x start %08x\n"	,	L_2
BCS	,	V_99
render_ring_add_request	,	F_57
init_status_page	,	F_89
size	,	V_7
intel_ring_emit	,	F_8
HEAD_ADDR	,	V_5
I915_GEM_DOMAIN_INSTRUCTION	,	V_24
GFP_KERNEL	,	V_60
perf_boxes	,	V_165
MI_BATCH_BUFFER_START	,	V_130
IS_845G	,	F_87
i915_enable_irq	,	F_65
irq_mask	,	V_106
RCS	,	V_96
err_unmap	,	V_149
i915_gem_get_seqno	,	F_2
I915_WRITE_START	,	F_21
RING_BLT	,	V_118
intel_emit_post_sync_nonzero_flush	,	F_10
result	,	V_100
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_41
"Failed to allocate status page\n"	,	L_6
gen6_ring_dispatch_execbuffer	,	F_111
EBUSY	,	V_170
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_172
__force	,	V_199
RENDER_HWS_PGA_GEN7	,	V_117
IS_GEN7	,	F_43
wait_for	,	F_109
NEED_BLT_WORKAROUND	,	F_120
GT_PIPE_NOTIFY	,	V_111
GT_BLT_USER_INTERRUPT	,	V_187
INTEL_INFO	,	F_4
IS_GEN6	,	F_42
IS_GEN5	,	F_6
intel_init_bsd_ring_buffer	,	F_127
status_page	,	V_122
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_10
atomic_read	,	F_105
"Failed to allocate seqno page\n"	,	L_5
render_ring_cleanup	,	F_47
get_seqno	,	V_195
tail	,	V_6
"Failed to map ringbuffer.\n"	,	L_9
GFX_REPLAY_MODE	,	V_76
drm_i915_private	,	V_69
uint32_t	,	T_3
drm_i915_gem_object	,	V_50
n	,	V_154
jiffies	,	V_157
waiter	,	V_91
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_45
DRM_DEBUG_KMS	,	F_23
irq_lock	,	V_109
ironlake_disable_irq	,	F_64
ring_get_seqno	,	F_60
__iomem	,	V_200
intel_init_blt_ring_buffer	,	F_128
I915_READ_TAIL	,	F_25
err_unref	,	V_64
render_ring_get_irq	,	F_67
MI_INVALIDATE_ISP	,	V_27
INIT_LIST_HEAD	,	F_92
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_42
gen6_bsd_ring_sync_to	,	F_53
MI_STORE_DWORD_INDEX	,	V_87
render_ring_sync_to	,	F_51
RING_NR_PAGES	,	V_55
acthd_reg	,	V_47
i915_gem_object_pin	,	F_34
rem	,	V_153
VS_TIMER_DISPATCH	,	V_71
intel_init_ring_buffer	,	F_91
bsd_ring_put_irq	,	F_83
ret	,	V_17
PIPE_CONTROL_QW_WRITE	,	V_37
GFX_MODE_GEN7	,	V_74
render_ring_flush	,	F_3
write_tail	,	V_52
rflag	,	V_125
blt_ring_begin	,	F_122
master_priv	,	V_162
POSTING_READ	,	F_63
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_44
gen6_blt_ring	,	V_203
DRM_ERROR	,	F_27
name	,	V_53
GEN6_BSD_RNCID	,	V_175
GEN6_RENDER_USER_INTERRUPT	,	V_184
err_hws	,	V_141
I915_WRITE_IMR	,	F_79
invalidate_domains	,	V_14
gpu_write_list	,	V_139
private	,	V_31
I915_BOX_WAIT	,	V_166
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_43
mbox1_reg	,	V_84
drm_core_ioremapfree	,	F_97
blt_ring_init	,	F_119
BSD_HWS_PGA_GEN7	,	V_121
trace_i915_ring_wait_begin	,	F_102
init_render_ring	,	F_41
I915_NEED_GFX_HWS	,	F_95
I915_WRITE_TAIL	,	F_14
flush	,	V_179
MI_FLUSH_ENABLE	,	V_72
driver_priv	,	V_163
kmalloc	,	F_31
intel_wait_ring_idle	,	F_99
GFX_MODE_ENABLE	,	F_46
gen6_ring_get_seqno	,	F_58
end	,	V_155
cleanup_status_page	,	F_88
MI_STORE_DWORD_INDEX_SHIFT	,	V_89
mask	,	V_103
intel_read_status_page	,	F_59
seqno	,	V_12
PIPE_CONTROL_NOTIFY	,	V_102
GFX_OP_PIPE_CONTROL	,	F_11
length	,	V_129
start	,	V_198
spin_unlock	,	F_70
PIPE_CONTROL_GLOBAL_GTT	,	V_36
MI_SEMAPHORE_UPDATE	,	V_83
virtual_start	,	V_147
ptr	,	V_189
DRIVER_GEM	,	V_156
dev_private	,	V_11
sarea_priv	,	V_164
mmio	,	V_114
I915_GEM_DOMAIN_SAMPLER	,	V_22
obj	,	V_51
gen6_ring_put_irq	,	F_80
ring_space	,	F_1
irq_queue	,	V_140
"Failed to allocate ringbuffer\n"	,	L_8
MI_INVALIDATE_BSD	,	V_183
hws_map	,	V_135
MI_FLUSH	,	V_18
"failed to set %s head to zero "	,	L_3
wedged	,	V_168
init_pipe_control	,	F_30
base	,	V_68
add_request	,	V_192
ENOMEM	,	V_61
update_mboxes	,	F_48
RING_HWS_PGA_GEN6	,	F_73
IS_I830	,	F_86
gen6_ring_get_irq	,	F_77
intel_cleanup_ring_buffer	,	F_98
page_addr	,	V_136
bsd_ring	,	V_202
BLT_HWS_PGA_GEN7	,	V_119
agp	,	V_143
GEN6_BLITTER_USER_INTERRUPT	,	V_188
dev_priv	,	V_10
drm_device	,	V_8
intel_ring_get_active_head	,	F_15
HZ	,	V_158
MI_NOOP	,	V_28
num_dwords	,	V_171
semaphore_register	,	V_95
init_waitqueue_head	,	F_93
drm_core_ioremap_wc	,	F_96
"%s initialization failed "	,	L_4
PIPE_CONTROL_WRITE_FLUSH	,	V_101
next_seqno	,	V_13
id	,	V_115
DRM_DEBUG_DRIVER	,	F_90
init	,	V_148
cpu_page	,	V_65
kmap	,	F_35
MI_BATCH_NON_SECURE_I965	,	V_131
status_page_dmah	,	V_196
I915_CACHE_LLC	,	V_63
handle	,	V_145
init_ring_common	,	F_18
PIPE_CONTROL_CS_STALL	,	V_34
I915_READ_CTL	,	F_24
i915_gem_object_set_cache_level	,	F_33
PAGE_SIZE	,	V_54
i915_disable_irq	,	F_66
I915_BSD_USER_INTERRUPT	,	V_126
MI_BATCH_BUFFER	,	V_133
DRIVER_MODESET	,	V_58
cmd	,	V_16
GT_BSD_USER_INTERRUPT	,	V_127
irq_enabled	,	V_108
primary	,	V_159
kfree	,	F_38
intel_ring_setup_status_page	,	F_72
pc_render_add_request	,	F_55
VCS	,	V_98
flags	,	V_38
I915_READ	,	F_17
MI_SEMAPHORE_COMPARE	,	V_94
RING_RENDER	,	V_116
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK	,	V_173
RING_ACTHD	,	F_16
gen6_render_ring_get_irq	,	F_112
"can not ioremap virtual address for"	,	L_12
MI_SEMAPHORE_GLOBAL_GTT	,	V_81
gen	,	V_21
intel_ring_sync	,	F_50
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_40
mbox2_reg	,	V_85
MI_MODE	,	V_73
intel_render_ring_init_dri	,	F_126
time_after	,	F_106
ACTHD	,	V_49
map	,	V_142
PIPE_CONTROL_FLUSH	,	F_56
gen6_bsd_ring	,	V_201
MI_USER_INTERRUPT	,	V_90
"%s head not reset to zero "	,	L_1
GEN6_BSD_USER_INTERRUPT	,	V_186
drm_gem_object_unreference	,	F_37
err	,	V_62
active_list	,	V_137
EAGAIN	,	V_169
cleanup_pipe_control	,	F_39
GFX_MODE_DISABLE	,	F_45
INSTPM_FORCE_ORDERING	,	V_78
blt_ring_cleanup	,	F_124
I915_WRITE_CTL	,	F_19
signal_mbox	,	V_86
EINVAL	,	V_146
RING_BSD	,	V_120
MI_BATCH_BUFFER_END	,	V_190
gfx_addr	,	V_123
ring_write_tail	,	F_13
flush_domains	,	V_15
RING_VALID	,	V_56
RING_HWS_PGA	,	F_74
gen6_bsd_ring_put_irq	,	F_115
gen6_gt_force_wake_get	,	F_78
intel_wait_ring_buffer	,	F_101
GEN6_BSD_SLEEP_PSMI_CONTROL_IDLE_INDICATOR	,	V_176
GFX_TLB_INVALIDATE_ALWAYS	,	V_75
signaller	,	V_92
gflag	,	V_124
I915_READ_START	,	F_26
blt_ring_flush	,	F_123
gen6_render_ring_put_irq	,	F_113
space	,	V_3
err_unpin	,	V_67
i915_kernel_lost_context	,	F_29
mode	,	V_70
"%s hws offset: 0x%08x\n"	,	L_7
pages	,	V_66
u32	,	T_1
gtt_offset	,	V_33
drm_i915_private_t	,	T_2
gen6_bsd_ring_get_irq	,	F_114
GT_USER_INTERRUPT	,	V_112
MI_EXE_FLUSH	,	V_25
trace_i915_ring_wait_end	,	F_103
mm	,	V_167
i915_gem_alloc_object	,	F_32
kunmap	,	F_40
offset	,	V_128
irq_get	,	V_193
gen6_bsd_ring_write_tail	,	F_108
gt_irq_mask	,	V_104
intel_init_render_ring_buffer	,	F_125
GTIMR	,	V_105
IMR	,	V_107
gen6_ring_flush	,	F_110
cleanup	,	V_151
I915_GEM_DOMAIN_COMMAND	,	V_26
ring_add_request	,	F_76
gen6_gt_force_wake_put	,	F_81
bsd_ring_get_irq	,	F_82
INSTPM	,	V_77
render_ring_dispatch_execbuffer	,	F_85
scratch_addr	,	V_32
gen6_render_ring_flush	,	F_12
render_ring	,	V_191
intel_wrap_ring_buffer	,	F_100
ironlake_enable_irq	,	F_62
vaddr	,	V_197
head	,	V_4
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_39
TAIL_ADDR	,	V_59
to_blt_workaround	,	F_118
blt_ring_put_irq	,	F_117
IS_G4X	,	F_5
spin_lock	,	F_68
bsd_ring_flush	,	F_75
ring_dispatch_execbuffer	,	F_84
MI_FLUSH_DW	,	V_180
I915_GEM_DOMAIN_RENDER	,	V_20
value	,	V_46
gen6_blt_ring_sync_to	,	F_54
MI_BATCH_NON_SECURE	,	V_134
I915_READ_HEAD	,	F_22
request_list	,	V_138
irq_put	,	V_194
i915_gem_object_set_to_gtt_domain	,	F_121
render_ring_put_irq	,	F_71
WARN_ON	,	F_52
"timed out waiting for IDLE Indicator\n"	,	L_11
invalidate	,	V_178
GT_GEN6_BSD_USER_INTERRUPT	,	V_185
mmio_base	,	V_48
master	,	V_160
I915_USER_INTERRUPT	,	V_113
u64	,	T_4
pc	,	V_30
drm_i915_master_private	,	V_161
MI_SEMAPHORE_SYNC_INVALID	,	V_97
intel_ring_advance	,	F_9
I915_GEM_HWS_INDEX	,	V_88
intel_ring_buffer	,	V_1
effective_size	,	V_150
dw1	,	V_93
