5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (static_func1.1.vcd) 2 -o (static_func1.1.cdd) 2 -v (static_func1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 static_func1.1.v 1 25 1
1 a 1 6 60011 1 0 15 0 16 17 ffff ffff 0 0 0 0
1 SIZE 2 0 c0000 1 0 31 0 32 17 5 0 0 0 0 0
1 FOO 3 0 c0000 1 0 31 0 32 17 10 0 0 0 0 0
3 1 main.$u0 "main.$u0" 0 static_func1.1.v 0 15 1
3 2 main.static_func "main.static_func" 0 static_func1.1.v 17 23 1
2 1 3d 19 20006 1 5802 0 0 1 18 0 1 0 0 0 0 $u1
1 static_func 4 17 1090010 1 0 31 0 32 17 ffffffff ffffffff 0 10 0 0
1 bit_to_set 5 18 1000015 1 0 4 0 5 17 1f 1f 0 0 0 0
4 1 19 2 11 0 0 1
3 1 main.static_func.$u1 "main.static_func.$u1" 0 static_func1.1.v 0 22 1
2 2 0 20 1e001e 0 1810 0 0 32 48 0 0
2 3 1 20 4000e 0 1c10 0 0 32 1 static_func
2 4 37 20 4001e 1 836 2 3
2 5 0 21 1e0021 0 21810 0 0 1 16 1 0
2 6 1 21 100019 1 1c08 0 0 5 1 bit_to_set
2 7 23 21 4001a 0 1c10 0 6 1 18 0 1 0 0 0 0 static_func
2 8 37 21 40021 1 83a 5 7
4 4 20 4 11 8 8 4
4 8 21 4 0 0 0 4
