INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andreasb/Vivado_start_tutorial/Vivado_start_tutorial.sim/sim_1/synth/timing/xsim/Testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreasb/Vivado_start_tutorial/Vivado_start_tutorial.srcs/sources_1/imports/Downloads/fulladder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
