# AXI-PROTOCOL
AXI Master and Slave implementation in Verilog with testbenches
