{
  "module_name": "clk-cygnus.c",
  "hash_id": "99fec85160777edca9b470895f86b1835ab7f81645b71231c00b332ea1b47beb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/bcm/clk-cygnus.c",
  "human_readable_source": "\n\n\n#include <linux/kernel.h>\n#include <linux/err.h>\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/clkdev.h>\n#include <linux/of_address.h>\n#include <linux/delay.h>\n\n#include <dt-bindings/clock/bcm-cygnus.h>\n#include \"clk-iproc.h\"\n\n#define REG_VAL(o, s, w) { .offset = o, .shift = s, .width = w, }\n\n#define AON_VAL(o, pw, ps, is) { .offset = o, .pwr_width = pw, \\\n\t.pwr_shift = ps, .iso_shift = is }\n\n#define SW_CTRL_VAL(o, s) { .offset = o, .shift = s, }\n\n#define ASIU_DIV_VAL(o, es, hs, hw, ls, lw) \\\n\t\t{ .offset = o, .en_shift = es, .high_shift = hs, \\\n\t\t.high_width = hw, .low_shift = ls, .low_width = lw }\n\n#define RESET_VAL(o, rs, prs) { .offset = o, .reset_shift = rs, \\\n\t.p_reset_shift = prs }\n\n#define DF_VAL(o, kis, kiw, kps, kpw, kas, kaw) { .offset = o, .ki_shift = kis,\\\n\t.ki_width = kiw, .kp_shift = kps, .kp_width = kpw, .ka_shift = kas,    \\\n\t.ka_width = kaw }\n\n#define VCO_CTRL_VAL(uo, lo) { .u_offset = uo, .l_offset = lo }\n\n#define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \\\n\t.hold_shift = hs, .bypass_shift = bs }\n\n#define ASIU_GATE_VAL(o, es) { .offset = o, .en_shift = es }\n\nstatic void __init cygnus_armpll_init(struct device_node *node)\n{\n\tiproc_armpll_setup(node);\n}\nCLK_OF_DECLARE(cygnus_armpll, \"brcm,cygnus-armpll\", cygnus_armpll_init);\n\nstatic const struct iproc_pll_ctrl genpll = {\n\t.flags = IPROC_CLK_AON | IPROC_CLK_PLL_HAS_NDIV_FRAC |\n\t\tIPROC_CLK_PLL_NEEDS_SW_CFG,\n\t.aon = AON_VAL(0x0, 2, 1, 0),\n\t.reset = RESET_VAL(0x0, 11, 10),\n\t.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),\n\t.sw_ctrl = SW_CTRL_VAL(0x10, 31),\n\t.ndiv_int = REG_VAL(0x10, 20, 10),\n\t.ndiv_frac = REG_VAL(0x10, 0, 20),\n\t.pdiv = REG_VAL(0x14, 0, 4),\n\t.vco_ctrl = VCO_CTRL_VAL(0x18, 0x1c),\n\t.status = REG_VAL(0x28, 12, 1),\n};\n\nstatic const struct iproc_clk_ctrl genpll_clk[] = {\n\t[BCM_CYGNUS_GENPLL_AXI21_CLK] = {\n\t\t.channel = BCM_CYGNUS_GENPLL_AXI21_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x4, 6, 0, 12),\n\t\t.mdiv = REG_VAL(0x20, 0, 8),\n\t},\n\t[BCM_CYGNUS_GENPLL_250MHZ_CLK] = {\n\t\t.channel = BCM_CYGNUS_GENPLL_250MHZ_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x4, 7, 1, 13),\n\t\t.mdiv = REG_VAL(0x20, 10, 8),\n\t},\n\t[BCM_CYGNUS_GENPLL_IHOST_SYS_CLK] = {\n\t\t.channel = BCM_CYGNUS_GENPLL_IHOST_SYS_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x4, 8, 2, 14),\n\t\t.mdiv = REG_VAL(0x20, 20, 8),\n\t},\n\t[BCM_CYGNUS_GENPLL_ENET_SW_CLK] = {\n\t\t.channel = BCM_CYGNUS_GENPLL_ENET_SW_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x4, 9, 3, 15),\n\t\t.mdiv = REG_VAL(0x24, 0, 8),\n\t},\n\t[BCM_CYGNUS_GENPLL_AUDIO_125_CLK] = {\n\t\t.channel = BCM_CYGNUS_GENPLL_AUDIO_125_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x4, 10, 4, 16),\n\t\t.mdiv = REG_VAL(0x24, 10, 8),\n\t},\n\t[BCM_CYGNUS_GENPLL_CAN_CLK] = {\n\t\t.channel = BCM_CYGNUS_GENPLL_CAN_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x4, 11, 5, 17),\n\t\t.mdiv = REG_VAL(0x24, 20, 8),\n\t},\n};\n\nstatic void __init cygnus_genpll_clk_init(struct device_node *node)\n{\n\tiproc_pll_clk_setup(node, &genpll, NULL, 0, genpll_clk,\n\t\t\t    ARRAY_SIZE(genpll_clk));\n}\nCLK_OF_DECLARE(cygnus_genpll, \"brcm,cygnus-genpll\", cygnus_genpll_clk_init);\n\nstatic const struct iproc_pll_ctrl lcpll0 = {\n\t.flags = IPROC_CLK_AON | IPROC_CLK_PLL_NEEDS_SW_CFG,\n\t.aon = AON_VAL(0x0, 2, 5, 4),\n\t.reset = RESET_VAL(0x0, 31, 30),\n\t.dig_filter = DF_VAL(0x0, 27, 3, 23, 4, 19, 4),\n\t.sw_ctrl = SW_CTRL_VAL(0x4, 31),\n\t.ndiv_int = REG_VAL(0x4, 16, 10),\n\t.pdiv = REG_VAL(0x4, 26, 4),\n\t.vco_ctrl = VCO_CTRL_VAL(0x10, 0x14),\n\t.status = REG_VAL(0x18, 12, 1),\n};\n\nstatic const struct iproc_clk_ctrl lcpll0_clk[] = {\n\t[BCM_CYGNUS_LCPLL0_PCIE_PHY_REF_CLK] = {\n\t\t.channel = BCM_CYGNUS_LCPLL0_PCIE_PHY_REF_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x0, 7, 1, 13),\n\t\t.mdiv = REG_VAL(0x8, 0, 8),\n\t},\n\t[BCM_CYGNUS_LCPLL0_DDR_PHY_CLK] = {\n\t\t.channel = BCM_CYGNUS_LCPLL0_DDR_PHY_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x0, 8, 2, 14),\n\t\t.mdiv = REG_VAL(0x8, 10, 8),\n\t},\n\t[BCM_CYGNUS_LCPLL0_SDIO_CLK] = {\n\t\t.channel = BCM_CYGNUS_LCPLL0_SDIO_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x0, 9, 3, 15),\n\t\t.mdiv = REG_VAL(0x8, 20, 8),\n\t},\n\t[BCM_CYGNUS_LCPLL0_USB_PHY_REF_CLK] = {\n\t\t.channel = BCM_CYGNUS_LCPLL0_USB_PHY_REF_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x0, 10, 4, 16),\n\t\t.mdiv = REG_VAL(0xc, 0, 8),\n\t},\n\t[BCM_CYGNUS_LCPLL0_SMART_CARD_CLK] = {\n\t\t.channel = BCM_CYGNUS_LCPLL0_SMART_CARD_CLK,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x0, 11, 5, 17),\n\t\t.mdiv = REG_VAL(0xc, 10, 8),\n\t},\n\t[BCM_CYGNUS_LCPLL0_CH5_UNUSED] = {\n\t\t.channel = BCM_CYGNUS_LCPLL0_CH5_UNUSED,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x0, 12, 6, 18),\n\t\t.mdiv = REG_VAL(0xc, 20, 8),\n\t},\n};\n\nstatic void __init cygnus_lcpll0_clk_init(struct device_node *node)\n{\n\tiproc_pll_clk_setup(node, &lcpll0, NULL, 0, lcpll0_clk,\n\t\t\t    ARRAY_SIZE(lcpll0_clk));\n}\nCLK_OF_DECLARE(cygnus_lcpll0, \"brcm,cygnus-lcpll0\", cygnus_lcpll0_clk_init);\n\n \nstatic const struct iproc_pll_vco_param mipipll_vco_params[] = {\n\t \n\t{ 750000000UL,   30,     0,        1 },\n\t{ 1000000000UL,  40,     0,        1 },\n\t{ 1350000000ul,  54,     0,        1 },\n\t{ 2000000000UL,  80,     0,        1 },\n\t{ 2100000000UL,  84,     0,        1 },\n\t{ 2250000000UL,  90,     0,        1 },\n\t{ 2500000000UL,  100,    0,        1 },\n\t{ 2700000000UL,  54,     0,        0 },\n\t{ 2975000000UL,  119,    0,        1 },\n\t{ 3100000000UL,  124,    0,        1 },\n\t{ 3150000000UL,  126,    0,        1 },\n};\n\nstatic const struct iproc_pll_ctrl mipipll = {\n\t.flags = IPROC_CLK_PLL_ASIU | IPROC_CLK_PLL_HAS_NDIV_FRAC |\n\t\t IPROC_CLK_NEEDS_READ_BACK,\n\t.aon = AON_VAL(0x0, 4, 17, 16),\n\t.asiu = ASIU_GATE_VAL(0x0, 3),\n\t.reset = RESET_VAL(0x0, 11, 10),\n\t.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 4),\n\t.ndiv_int = REG_VAL(0x10, 20, 10),\n\t.ndiv_frac = REG_VAL(0x10, 0, 20),\n\t.pdiv = REG_VAL(0x14, 0, 4),\n\t.vco_ctrl = VCO_CTRL_VAL(0x18, 0x1c),\n\t.status = REG_VAL(0x28, 12, 1),\n};\n\nstatic const struct iproc_clk_ctrl mipipll_clk[] = {\n\t[BCM_CYGNUS_MIPIPLL_CH0_UNUSED] = {\n\t\t.channel = BCM_CYGNUS_MIPIPLL_CH0_UNUSED,\n\t\t.flags = IPROC_CLK_NEEDS_READ_BACK,\n\t\t.enable = ENABLE_VAL(0x4, 12, 6, 18),\n\t\t.mdiv = REG_VAL(0x20, 0, 8),\n\t},\n\t[BCM_CYGNUS_MIPIPLL_CH1_LCD] = {\n\t\t.channel = BCM_CYGNUS_MIPIPLL_CH1_LCD,\n\t\t.flags = IPROC_CLK_NEEDS_READ_BACK,\n\t\t.enable = ENABLE_VAL(0x4, 13, 7, 19),\n\t\t.mdiv = REG_VAL(0x20, 10, 8),\n\t},\n\t[BCM_CYGNUS_MIPIPLL_CH2_V3D] = {\n\t\t.channel = BCM_CYGNUS_MIPIPLL_CH2_V3D,\n\t\t.flags = IPROC_CLK_NEEDS_READ_BACK,\n\t\t.enable = ENABLE_VAL(0x4, 14, 8, 20),\n\t\t.mdiv = REG_VAL(0x20, 20, 8),\n\t},\n\t[BCM_CYGNUS_MIPIPLL_CH3_UNUSED] = {\n\t\t.channel = BCM_CYGNUS_MIPIPLL_CH3_UNUSED,\n\t\t.flags = IPROC_CLK_NEEDS_READ_BACK,\n\t\t.enable = ENABLE_VAL(0x4, 15, 9, 21),\n\t\t.mdiv = REG_VAL(0x24, 0, 8),\n\t},\n\t[BCM_CYGNUS_MIPIPLL_CH4_UNUSED] = {\n\t\t.channel = BCM_CYGNUS_MIPIPLL_CH4_UNUSED,\n\t\t.flags = IPROC_CLK_NEEDS_READ_BACK,\n\t\t.enable = ENABLE_VAL(0x4, 16, 10, 22),\n\t\t.mdiv = REG_VAL(0x24, 10, 8),\n\t},\n\t[BCM_CYGNUS_MIPIPLL_CH5_UNUSED] = {\n\t\t.channel = BCM_CYGNUS_MIPIPLL_CH5_UNUSED,\n\t\t.flags = IPROC_CLK_NEEDS_READ_BACK,\n\t\t.enable = ENABLE_VAL(0x4, 17, 11, 23),\n\t\t.mdiv = REG_VAL(0x24, 20, 8),\n\t},\n};\n\nstatic void __init cygnus_mipipll_clk_init(struct device_node *node)\n{\n\tiproc_pll_clk_setup(node, &mipipll, mipipll_vco_params,\n\t\t\t    ARRAY_SIZE(mipipll_vco_params), mipipll_clk,\n\t\t\t    ARRAY_SIZE(mipipll_clk));\n}\nCLK_OF_DECLARE(cygnus_mipipll, \"brcm,cygnus-mipipll\", cygnus_mipipll_clk_init);\n\nstatic const struct iproc_asiu_div asiu_div[] = {\n\t[BCM_CYGNUS_ASIU_KEYPAD_CLK] = ASIU_DIV_VAL(0x0, 31, 16, 10, 0, 10),\n\t[BCM_CYGNUS_ASIU_ADC_CLK] = ASIU_DIV_VAL(0x4, 31, 16, 10, 0, 10),\n\t[BCM_CYGNUS_ASIU_PWM_CLK] = ASIU_DIV_VAL(0x8, 31, 16, 10, 0, 10),\n};\n\nstatic const struct iproc_asiu_gate asiu_gate[] = {\n\t[BCM_CYGNUS_ASIU_KEYPAD_CLK] = ASIU_GATE_VAL(0x0, 7),\n\t[BCM_CYGNUS_ASIU_ADC_CLK] = ASIU_GATE_VAL(0x0, 9),\n\t[BCM_CYGNUS_ASIU_PWM_CLK] = ASIU_GATE_VAL(IPROC_CLK_INVALID_OFFSET, 0),\n};\n\nstatic void __init cygnus_asiu_init(struct device_node *node)\n{\n\tiproc_asiu_setup(node, asiu_div, asiu_gate, ARRAY_SIZE(asiu_div));\n}\nCLK_OF_DECLARE(cygnus_asiu_clk, \"brcm,cygnus-asiu-clk\", cygnus_asiu_init);\n\nstatic const struct iproc_pll_ctrl audiopll = {\n\t.flags = IPROC_CLK_PLL_NEEDS_SW_CFG | IPROC_CLK_PLL_HAS_NDIV_FRAC |\n\t\tIPROC_CLK_PLL_USER_MODE_ON | IPROC_CLK_PLL_RESET_ACTIVE_LOW |\n\t\tIPROC_CLK_PLL_CALC_PARAM,\n\t.reset = RESET_VAL(0x5c, 0, 1),\n\t.dig_filter = DF_VAL(0x48, 0, 3, 6, 4, 3, 3),\n\t.sw_ctrl = SW_CTRL_VAL(0x4, 0),\n\t.ndiv_int = REG_VAL(0x8, 0, 10),\n\t.ndiv_frac = REG_VAL(0x8, 10, 20),\n\t.pdiv = REG_VAL(0x44, 0, 4),\n\t.vco_ctrl = VCO_CTRL_VAL(0x0c, 0x10),\n\t.status = REG_VAL(0x54, 0, 1),\n\t.macro_mode = REG_VAL(0x0, 0, 3),\n};\n\nstatic const struct iproc_clk_ctrl audiopll_clk[] = {\n\t[BCM_CYGNUS_AUDIOPLL_CH0] = {\n\t\t.channel = BCM_CYGNUS_AUDIOPLL_CH0,\n\t\t.flags = IPROC_CLK_AON | IPROC_CLK_MCLK_DIV_BY_2,\n\t\t.enable = ENABLE_VAL(0x14, 8, 10, 9),\n\t\t.mdiv = REG_VAL(0x14, 0, 8),\n\t},\n\t[BCM_CYGNUS_AUDIOPLL_CH1] = {\n\t\t.channel = BCM_CYGNUS_AUDIOPLL_CH1,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x18, 8, 10, 9),\n\t\t.mdiv = REG_VAL(0x18, 0, 8),\n\t},\n\t[BCM_CYGNUS_AUDIOPLL_CH2] = {\n\t\t.channel = BCM_CYGNUS_AUDIOPLL_CH2,\n\t\t.flags = IPROC_CLK_AON,\n\t\t.enable = ENABLE_VAL(0x1c, 8, 10, 9),\n\t\t.mdiv = REG_VAL(0x1c, 0, 8),\n\t},\n};\n\nstatic void __init cygnus_audiopll_clk_init(struct device_node *node)\n{\n\tiproc_pll_clk_setup(node, &audiopll, NULL, 0,\n\t\t\t    audiopll_clk,  ARRAY_SIZE(audiopll_clk));\n}\nCLK_OF_DECLARE(cygnus_audiopll, \"brcm,cygnus-audiopll\",\n\t\t\tcygnus_audiopll_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}