<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p912" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_912{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_912{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_912{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_912{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_912{left:162px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t6_912{left:69px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t7_912{left:69px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_912{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_912{left:69px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_912{left:69px;bottom:985px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_912{left:69px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_912{left:69px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_912{left:69px;bottom:935px;letter-spacing:-0.35px;}
#te_912{left:69px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_912{left:69px;bottom:894px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#tg_912{left:69px;bottom:877px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#th_912{left:69px;bottom:860px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_912{left:69px;bottom:810px;letter-spacing:-0.09px;}
#tj_912{left:162px;bottom:810px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tk_912{left:69px;bottom:786px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_912{left:69px;bottom:769px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tm_912{left:107px;bottom:769px;}
#tn_912{left:122px;bottom:769px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#to_912{left:456px;bottom:769px;}
#tp_912{left:466px;bottom:769px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tq_912{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tr_912{left:808px;bottom:752px;}
#ts_912{left:818px;bottom:752px;letter-spacing:-0.07px;word-spacing:-1.19px;}
#tt_912{left:69px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_912{left:69px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_912{left:179px;bottom:719px;}
#tw_912{left:189px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_912{left:69px;bottom:702px;letter-spacing:-0.14px;}
#ty_912{left:69px;bottom:652px;letter-spacing:-0.09px;}
#tz_912{left:162px;bottom:652px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t10_912{left:69px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t11_912{left:69px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_912{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_912{left:830px;bottom:594px;}
#t14_912{left:840px;bottom:594px;}
#t15_912{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_912{left:796px;bottom:577px;}
#t17_912{left:806px;bottom:577px;letter-spacing:-0.07px;word-spacing:-0.54px;}
#t18_912{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_912{left:69px;bottom:544px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t1a_912{left:389px;bottom:544px;}
#t1b_912{left:403px;bottom:544px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1c_912{left:69px;bottom:527px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t1d_912{left:498px;bottom:527px;}
#t1e_912{left:511px;bottom:527px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t1f_912{left:69px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_912{left:69px;bottom:460px;letter-spacing:-0.09px;}
#t1h_912{left:162px;bottom:460px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1i_912{left:69px;bottom:436px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1j_912{left:69px;bottom:419px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t1k_912{left:69px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_912{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_912{left:69px;bottom:336px;letter-spacing:-0.09px;}
#t1n_912{left:162px;bottom:336px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_912{left:69px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t1p_912{left:69px;bottom:295px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1q_912{left:69px;bottom:236px;letter-spacing:0.14px;}
#t1r_912{left:151px;bottom:236px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1s_912{left:69px;bottom:212px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1t_912{left:69px;bottom:195px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1u_912{left:69px;bottom:179px;letter-spacing:-0.14px;word-spacing:-1.43px;}
#t1v_912{left:391px;bottom:185px;}
#t1w_912{left:405px;bottom:179px;letter-spacing:-0.16px;word-spacing:-1.37px;}
#t1x_912{left:69px;bottom:162px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t1y_912{left:69px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1z_912{left:69px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.43px;}

.s1_912{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_912{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_912{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_912{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_912{font-size:14px;font-family:Symbol_3ef;color:#000;}
.s6_912{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_912{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts912" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg912Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg912" style="-webkit-user-select: none;"><object width="935" height="1210" data="912/912.svg" type="image/svg+xml" id="pdf912" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_912" class="t s1_912">23-14 </span><span id="t2_912" class="t s1_912">Vol. 3B </span>
<span id="t3_912" class="t s2_912">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_912" class="t s3_912">23.18.7.11 </span><span id="t5_912" class="t s3_912">FLD Instruction </span>
<span id="t6_912" class="t s4_912">On the 32-bit x87 FPUs, when using the FLD instruction to load an extended-real value, a denormal-operand excep- </span>
<span id="t7_912" class="t s4_912">tion is not generated because the instruction is not arithmetic. The 16-bit IA-32 math coprocessors do report a </span>
<span id="t8_912" class="t s4_912">denormal-operand exception in this situation. This difference does not affect existing software. </span>
<span id="t9_912" class="t s4_912">On the 32-bit x87 FPUs, loading a denormal value that is in single- or double-real format causes the value to be </span>
<span id="ta_912" class="t s4_912">converted to extended-real format. Loading a denormal value on the 16-bit IA-32 math coprocessors causes the </span>
<span id="tb_912" class="t s4_912">value to be converted to an unnormal. If the next instruction is FXTRACT or FXAM, the 32-bit x87 FPUs will give a </span>
<span id="tc_912" class="t s4_912">different result than the 16-bit IA-32 math coprocessors. This change was made for IEEE Standard 754 compati- </span>
<span id="td_912" class="t s4_912">bility. </span>
<span id="te_912" class="t s4_912">On the 32-bit x87 FPUs, loading an SNaN that is in single- or double-real format causes the FPU to generate an </span>
<span id="tf_912" class="t s4_912">invalid-operation exception. The 16-bit IA-32 math coprocessors do not raise an exception when loading a signaling </span>
<span id="tg_912" class="t s4_912">NaN. The invalid-operation exception handler for 16-bit math coprocessor software needs to be updated to handle </span>
<span id="th_912" class="t s4_912">this condition when porting software to 32-bit FPUs. This change was made for IEEE Standard 754 compatibility. </span>
<span id="ti_912" class="t s3_912">23.18.7.12 </span><span id="tj_912" class="t s3_912">FXTRACT Instruction </span>
<span id="tk_912" class="t s4_912">On the 32-bit x87 FPUs, if the operand is 0 for the FXTRACT instruction, the divide-by-zero exception is reported </span>
<span id="tl_912" class="t s4_912">and –</span><span id="tm_912" class="t s5_912">∞ </span><span id="tn_912" class="t s4_912">is delivered to register ST(1). If the operand is +</span><span id="to_912" class="t s5_912">∞</span><span id="tp_912" class="t s4_912">, no exception is reported. If the operand is 0 on the 16- </span>
<span id="tq_912" class="t s4_912">bit IA-32 math coprocessors, 0 is delivered to register ST(1) and no exception is reported. If the operand is +</span><span id="tr_912" class="t s5_912">∞</span><span id="ts_912" class="t s4_912">, the </span>
<span id="tt_912" class="t s4_912">invalid-operation exception is reported. These differences have no impact on existing software. Software usually </span>
<span id="tu_912" class="t s4_912">bypasses 0 and </span><span id="tv_912" class="t s5_912">∞</span><span id="tw_912" class="t s4_912">. This change is due to the IEEE Standard 754 recommendation to fully support the “logb” func- </span>
<span id="tx_912" class="t s4_912">tion. </span>
<span id="ty_912" class="t s3_912">23.18.7.13 </span><span id="tz_912" class="t s3_912">Load Constant Instructions </span>
<span id="t10_912" class="t s4_912">On 32-bit x87 FPUs, rounding control is in effect for the load constant instructions. Rounding control is not in effect </span>
<span id="t11_912" class="t s4_912">for the 16-bit IA-32 math coprocessors. Results for the FLDPI, FLDLN2, FLDLG2, and FLDL2E instructions are the </span>
<span id="t12_912" class="t s4_912">same as for the 16-bit IA-32 math coprocessors when rounding control is set to round to nearest or round to +</span><span id="t13_912" class="t s5_912">∞</span><span id="t14_912" class="t s4_912">. </span>
<span id="t15_912" class="t s4_912">They are the same for the FLDL2T instruction when rounding control is set to round to nearest, round to –</span><span id="t16_912" class="t s5_912">∞</span><span id="t17_912" class="t s4_912">, or </span>
<span id="t18_912" class="t s4_912">round to zero. Results are different from the 16-bit IA-32 math coprocessors in the least significant bit of the </span>
<span id="t19_912" class="t s4_912">mantissa if rounding control is set to round to –</span><span id="t1a_912" class="t s5_912">∞ </span><span id="t1b_912" class="t s4_912">or round to 0 for the FLDPI, FLDLN2, FLDLG2, and FLDL2E instruc- </span>
<span id="t1c_912" class="t s4_912">tions; they are different for the FLDL2T instruction if round to +</span><span id="t1d_912" class="t s5_912">∞ </span><span id="t1e_912" class="t s4_912">is specified. These changes were implemented for </span>
<span id="t1f_912" class="t s4_912">compatibility with IEEE Standard 754 for Floating-Point Arithmetic recommendations. </span>
<span id="t1g_912" class="t s3_912">23.18.7.14 </span><span id="t1h_912" class="t s3_912">FXAM Instruction </span>
<span id="t1i_912" class="t s4_912">With the 32-bit x87 FPUs, if the FPU encounters an empty register when executing the FXAM instruction, it not </span>
<span id="t1j_912" class="t s4_912">generate combinations of C0 through C3 equal to 1101 or 1111. The 16-bit IA-32 math coprocessors may generate </span>
<span id="t1k_912" class="t s4_912">these combinations, among others. This difference has no impact on existing software; it provides a performance </span>
<span id="t1l_912" class="t s4_912">upgrade to provide repeatable results. </span>
<span id="t1m_912" class="t s3_912">23.18.7.15 </span><span id="t1n_912" class="t s3_912">FSAVE and FSTENV Instructions </span>
<span id="t1o_912" class="t s4_912">With the 32-bit x87 FPUs, the address of a memory operand pointer stored by FSAVE or FSTENV is undefined if the </span>
<span id="t1p_912" class="t s4_912">previous floating-point instruction did not refer to memory </span>
<span id="t1q_912" class="t s6_912">23.18.8 </span><span id="t1r_912" class="t s6_912">Transcendental Instructions </span>
<span id="t1s_912" class="t s4_912">The floating-point results of the P6 family and Pentium processors for transcendental instructions in the core range </span>
<span id="t1t_912" class="t s4_912">may differ from the Intel486 processors by about 2 or 3 ulps (see “Transcendental Instruction Accuracy” in Chapter </span>
<span id="t1u_912" class="t s4_912">8, “Programming with the x87 FPU,” of the Intel </span>
<span id="t1v_912" class="t s7_912">® </span>
<span id="t1w_912" class="t s4_912">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="t1x_912" class="t s4_912">1). Condition code flag C1 of the status word may differ as a result. The exact threshold for underflow and overflow </span>
<span id="t1y_912" class="t s4_912">will vary by a few ulps. The P6 family and Pentium processors’ results will have a worst case error of less than 1 ulp </span>
<span id="t1z_912" class="t s4_912">when rounding to the nearest-even and less than 1.5 ulps when rounding in other modes. The transcendental </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
