// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        W_buf_6_6_address0,
        W_buf_6_6_ce0,
        W_buf_6_6_q0,
        sext_ln1319_2,
        Y_buf_0_0_address0,
        Y_buf_0_0_ce0,
        Y_buf_0_0_we0,
        Y_buf_0_0_d0,
        Y_buf_0_0_q0,
        Y_buf_0_1_address0,
        Y_buf_0_1_ce0,
        Y_buf_0_1_we0,
        Y_buf_0_1_d0,
        Y_buf_0_1_q0,
        Y_buf_0_2_address0,
        Y_buf_0_2_ce0,
        Y_buf_0_2_we0,
        Y_buf_0_2_d0,
        Y_buf_0_2_q0,
        Y_buf_0_3_address0,
        Y_buf_0_3_ce0,
        Y_buf_0_3_we0,
        Y_buf_0_3_d0,
        Y_buf_0_3_q0,
        Y_buf_0_4_address0,
        Y_buf_0_4_ce0,
        Y_buf_0_4_we0,
        Y_buf_0_4_d0,
        Y_buf_0_4_q0,
        Y_buf_0_5_address0,
        Y_buf_0_5_ce0,
        Y_buf_0_5_we0,
        Y_buf_0_5_d0,
        Y_buf_0_5_q0,
        Y_buf_0_6_address0,
        Y_buf_0_6_ce0,
        Y_buf_0_6_we0,
        Y_buf_0_6_d0,
        Y_buf_0_6_q0,
        Y_buf_1_0_address0,
        Y_buf_1_0_ce0,
        Y_buf_1_0_we0,
        Y_buf_1_0_d0,
        Y_buf_1_0_q0,
        Y_buf_1_1_address0,
        Y_buf_1_1_ce0,
        Y_buf_1_1_we0,
        Y_buf_1_1_d0,
        Y_buf_1_1_q0,
        Y_buf_1_2_address0,
        Y_buf_1_2_ce0,
        Y_buf_1_2_we0,
        Y_buf_1_2_d0,
        Y_buf_1_2_q0,
        Y_buf_1_3_address0,
        Y_buf_1_3_ce0,
        Y_buf_1_3_we0,
        Y_buf_1_3_d0,
        Y_buf_1_3_q0,
        Y_buf_1_4_address0,
        Y_buf_1_4_ce0,
        Y_buf_1_4_we0,
        Y_buf_1_4_d0,
        Y_buf_1_4_q0,
        Y_buf_1_5_address0,
        Y_buf_1_5_ce0,
        Y_buf_1_5_we0,
        Y_buf_1_5_d0,
        Y_buf_1_5_q0,
        Y_buf_1_6_address0,
        Y_buf_1_6_ce0,
        Y_buf_1_6_we0,
        Y_buf_1_6_d0,
        Y_buf_1_6_q0,
        Y_buf_2_0_address0,
        Y_buf_2_0_ce0,
        Y_buf_2_0_we0,
        Y_buf_2_0_d0,
        Y_buf_2_0_q0,
        Y_buf_2_1_address0,
        Y_buf_2_1_ce0,
        Y_buf_2_1_we0,
        Y_buf_2_1_d0,
        Y_buf_2_1_q0,
        Y_buf_2_2_address0,
        Y_buf_2_2_ce0,
        Y_buf_2_2_we0,
        Y_buf_2_2_d0,
        Y_buf_2_2_q0,
        Y_buf_2_3_address0,
        Y_buf_2_3_ce0,
        Y_buf_2_3_we0,
        Y_buf_2_3_d0,
        Y_buf_2_3_q0,
        Y_buf_2_4_address0,
        Y_buf_2_4_ce0,
        Y_buf_2_4_we0,
        Y_buf_2_4_d0,
        Y_buf_2_4_q0,
        Y_buf_2_5_address0,
        Y_buf_2_5_ce0,
        Y_buf_2_5_we0,
        Y_buf_2_5_d0,
        Y_buf_2_5_q0,
        Y_buf_2_6_address0,
        Y_buf_2_6_ce0,
        Y_buf_2_6_we0,
        Y_buf_2_6_d0,
        Y_buf_2_6_q0,
        Y_buf_3_0_address0,
        Y_buf_3_0_ce0,
        Y_buf_3_0_we0,
        Y_buf_3_0_d0,
        Y_buf_3_0_q0,
        Y_buf_3_1_address0,
        Y_buf_3_1_ce0,
        Y_buf_3_1_we0,
        Y_buf_3_1_d0,
        Y_buf_3_1_q0,
        Y_buf_3_2_address0,
        Y_buf_3_2_ce0,
        Y_buf_3_2_we0,
        Y_buf_3_2_d0,
        Y_buf_3_2_q0,
        Y_buf_3_3_address0,
        Y_buf_3_3_ce0,
        Y_buf_3_3_we0,
        Y_buf_3_3_d0,
        Y_buf_3_3_q0,
        Y_buf_3_4_address0,
        Y_buf_3_4_ce0,
        Y_buf_3_4_we0,
        Y_buf_3_4_d0,
        Y_buf_3_4_q0,
        Y_buf_3_5_address0,
        Y_buf_3_5_ce0,
        Y_buf_3_5_we0,
        Y_buf_3_5_d0,
        Y_buf_3_5_q0,
        Y_buf_3_6_address0,
        Y_buf_3_6_ce0,
        Y_buf_3_6_we0,
        Y_buf_3_6_d0,
        Y_buf_3_6_q0,
        W_buf_0_0_address0,
        W_buf_0_0_ce0,
        W_buf_0_0_q0,
        W_buf_1_0_address0,
        W_buf_1_0_ce0,
        W_buf_1_0_q0,
        W_buf_2_0_address0,
        W_buf_2_0_ce0,
        W_buf_2_0_q0,
        W_buf_3_0_address0,
        W_buf_3_0_ce0,
        W_buf_3_0_q0,
        W_buf_4_0_address0,
        W_buf_4_0_ce0,
        W_buf_4_0_q0,
        W_buf_5_0_address0,
        W_buf_5_0_ce0,
        W_buf_5_0_q0,
        W_buf_6_0_address0,
        W_buf_6_0_ce0,
        W_buf_6_0_q0,
        W_buf_0_6_address0,
        W_buf_0_6_ce0,
        W_buf_0_6_q0,
        W_buf_1_6_address0,
        W_buf_1_6_ce0,
        W_buf_1_6_q0,
        W_buf_2_6_address0,
        W_buf_2_6_ce0,
        W_buf_2_6_q0,
        W_buf_3_6_address0,
        W_buf_3_6_ce0,
        W_buf_3_6_q0,
        W_buf_4_6_address0,
        W_buf_4_6_ce0,
        W_buf_4_6_q0,
        W_buf_5_6_address0,
        W_buf_5_6_ce0,
        W_buf_5_6_q0,
        W_buf_0_1_address0,
        W_buf_0_1_ce0,
        W_buf_0_1_q0,
        W_buf_0_2_address0,
        W_buf_0_2_ce0,
        W_buf_0_2_q0,
        W_buf_0_3_address0,
        W_buf_0_3_ce0,
        W_buf_0_3_q0,
        W_buf_0_4_address0,
        W_buf_0_4_ce0,
        W_buf_0_4_q0,
        W_buf_0_5_address0,
        W_buf_0_5_ce0,
        W_buf_0_5_q0,
        W_buf_1_1_address0,
        W_buf_1_1_ce0,
        W_buf_1_1_q0,
        W_buf_1_2_address0,
        W_buf_1_2_ce0,
        W_buf_1_2_q0,
        W_buf_1_3_address0,
        W_buf_1_3_ce0,
        W_buf_1_3_q0,
        W_buf_1_4_address0,
        W_buf_1_4_ce0,
        W_buf_1_4_q0,
        W_buf_1_5_address0,
        W_buf_1_5_ce0,
        W_buf_1_5_q0,
        W_buf_2_1_address0,
        W_buf_2_1_ce0,
        W_buf_2_1_q0,
        W_buf_2_2_address0,
        W_buf_2_2_ce0,
        W_buf_2_2_q0,
        W_buf_2_3_address0,
        W_buf_2_3_ce0,
        W_buf_2_3_q0,
        W_buf_2_4_address0,
        W_buf_2_4_ce0,
        W_buf_2_4_q0,
        W_buf_2_5_address0,
        W_buf_2_5_ce0,
        W_buf_2_5_q0,
        W_buf_3_1_address0,
        W_buf_3_1_ce0,
        W_buf_3_1_q0,
        W_buf_3_2_address0,
        W_buf_3_2_ce0,
        W_buf_3_2_q0,
        W_buf_3_3_address0,
        W_buf_3_3_ce0,
        W_buf_3_3_q0,
        W_buf_3_4_address0,
        W_buf_3_4_ce0,
        W_buf_3_4_q0,
        W_buf_3_5_address0,
        W_buf_3_5_ce0,
        W_buf_3_5_q0,
        W_buf_4_1_address0,
        W_buf_4_1_ce0,
        W_buf_4_1_q0,
        W_buf_4_2_address0,
        W_buf_4_2_ce0,
        W_buf_4_2_q0,
        W_buf_4_3_address0,
        W_buf_4_3_ce0,
        W_buf_4_3_q0,
        W_buf_4_4_address0,
        W_buf_4_4_ce0,
        W_buf_4_4_q0,
        W_buf_4_5_address0,
        W_buf_4_5_ce0,
        W_buf_4_5_q0,
        W_buf_5_1_address0,
        W_buf_5_1_ce0,
        W_buf_5_1_q0,
        W_buf_5_2_address0,
        W_buf_5_2_ce0,
        W_buf_5_2_q0,
        W_buf_5_3_address0,
        W_buf_5_3_ce0,
        W_buf_5_3_q0,
        W_buf_5_4_address0,
        W_buf_5_4_ce0,
        W_buf_5_4_q0,
        W_buf_5_5_address0,
        W_buf_5_5_ce0,
        W_buf_5_5_q0,
        W_buf_6_1_address0,
        W_buf_6_1_ce0,
        W_buf_6_1_q0,
        W_buf_6_2_address0,
        W_buf_6_2_ce0,
        W_buf_6_2_q0,
        W_buf_6_3_address0,
        W_buf_6_3_ce0,
        W_buf_6_3_q0,
        W_buf_6_4_address0,
        W_buf_6_4_ce0,
        W_buf_6_4_q0,
        W_buf_6_5_address0,
        W_buf_6_5_ce0,
        W_buf_6_5_q0,
        X_buf_0_0_address0,
        X_buf_0_0_ce0,
        X_buf_0_0_q0,
        X_buf_0_0_address1,
        X_buf_0_0_ce1,
        X_buf_0_0_q1,
        X_buf_0_1_address0,
        X_buf_0_1_ce0,
        X_buf_0_1_q0,
        X_buf_0_1_address1,
        X_buf_0_1_ce1,
        X_buf_0_1_q1,
        X_buf_0_2_address0,
        X_buf_0_2_ce0,
        X_buf_0_2_q0,
        X_buf_0_2_address1,
        X_buf_0_2_ce1,
        X_buf_0_2_q1,
        X_buf_0_3_address0,
        X_buf_0_3_ce0,
        X_buf_0_3_q0,
        X_buf_0_3_address1,
        X_buf_0_3_ce1,
        X_buf_0_3_q1,
        X_buf_0_4_address0,
        X_buf_0_4_ce0,
        X_buf_0_4_q0,
        X_buf_0_4_address1,
        X_buf_0_4_ce1,
        X_buf_0_4_q1,
        X_buf_0_5_address0,
        X_buf_0_5_ce0,
        X_buf_0_5_q0,
        X_buf_0_5_address1,
        X_buf_0_5_ce1,
        X_buf_0_5_q1,
        X_buf_0_6_address0,
        X_buf_0_6_ce0,
        X_buf_0_6_q0,
        X_buf_0_6_address1,
        X_buf_0_6_ce1,
        X_buf_0_6_q1,
        X_buf_1_0_address0,
        X_buf_1_0_ce0,
        X_buf_1_0_q0,
        X_buf_1_0_address1,
        X_buf_1_0_ce1,
        X_buf_1_0_q1,
        X_buf_1_1_address0,
        X_buf_1_1_ce0,
        X_buf_1_1_q0,
        X_buf_1_1_address1,
        X_buf_1_1_ce1,
        X_buf_1_1_q1,
        X_buf_1_2_address0,
        X_buf_1_2_ce0,
        X_buf_1_2_q0,
        X_buf_1_2_address1,
        X_buf_1_2_ce1,
        X_buf_1_2_q1,
        X_buf_1_3_address0,
        X_buf_1_3_ce0,
        X_buf_1_3_q0,
        X_buf_1_3_address1,
        X_buf_1_3_ce1,
        X_buf_1_3_q1,
        X_buf_1_4_address0,
        X_buf_1_4_ce0,
        X_buf_1_4_q0,
        X_buf_1_4_address1,
        X_buf_1_4_ce1,
        X_buf_1_4_q1,
        X_buf_1_5_address0,
        X_buf_1_5_ce0,
        X_buf_1_5_q0,
        X_buf_1_5_address1,
        X_buf_1_5_ce1,
        X_buf_1_5_q1,
        X_buf_1_6_address0,
        X_buf_1_6_ce0,
        X_buf_1_6_q0,
        X_buf_1_6_address1,
        X_buf_1_6_ce1,
        X_buf_1_6_q1,
        X_buf_2_0_address0,
        X_buf_2_0_ce0,
        X_buf_2_0_q0,
        X_buf_2_0_address1,
        X_buf_2_0_ce1,
        X_buf_2_0_q1,
        X_buf_2_1_address0,
        X_buf_2_1_ce0,
        X_buf_2_1_q0,
        X_buf_2_1_address1,
        X_buf_2_1_ce1,
        X_buf_2_1_q1,
        X_buf_2_2_address0,
        X_buf_2_2_ce0,
        X_buf_2_2_q0,
        X_buf_2_2_address1,
        X_buf_2_2_ce1,
        X_buf_2_2_q1,
        X_buf_2_3_address0,
        X_buf_2_3_ce0,
        X_buf_2_3_q0,
        X_buf_2_3_address1,
        X_buf_2_3_ce1,
        X_buf_2_3_q1,
        X_buf_2_4_address0,
        X_buf_2_4_ce0,
        X_buf_2_4_q0,
        X_buf_2_4_address1,
        X_buf_2_4_ce1,
        X_buf_2_4_q1,
        X_buf_2_5_address0,
        X_buf_2_5_ce0,
        X_buf_2_5_q0,
        X_buf_2_5_address1,
        X_buf_2_5_ce1,
        X_buf_2_5_q1,
        X_buf_2_6_address0,
        X_buf_2_6_ce0,
        X_buf_2_6_q0,
        X_buf_2_6_address1,
        X_buf_2_6_ce1,
        X_buf_2_6_q1,
        X_buf_3_0_address0,
        X_buf_3_0_ce0,
        X_buf_3_0_q0,
        X_buf_3_0_address1,
        X_buf_3_0_ce1,
        X_buf_3_0_q1,
        X_buf_3_1_address0,
        X_buf_3_1_ce0,
        X_buf_3_1_q0,
        X_buf_3_1_address1,
        X_buf_3_1_ce1,
        X_buf_3_1_q1,
        X_buf_3_2_address0,
        X_buf_3_2_ce0,
        X_buf_3_2_q0,
        X_buf_3_2_address1,
        X_buf_3_2_ce1,
        X_buf_3_2_q1,
        X_buf_3_3_address0,
        X_buf_3_3_ce0,
        X_buf_3_3_q0,
        X_buf_3_3_address1,
        X_buf_3_3_ce1,
        X_buf_3_3_q1,
        X_buf_3_4_address0,
        X_buf_3_4_ce0,
        X_buf_3_4_q0,
        X_buf_3_4_address1,
        X_buf_3_4_ce1,
        X_buf_3_4_q1,
        X_buf_3_5_address0,
        X_buf_3_5_ce0,
        X_buf_3_5_q0,
        X_buf_3_5_address1,
        X_buf_3_5_ce1,
        X_buf_3_5_q1,
        X_buf_3_6_address0,
        X_buf_3_6_ce0,
        X_buf_3_6_q0,
        X_buf_3_6_address1,
        X_buf_3_6_ce1,
        X_buf_3_6_q1,
        X_buf_4_0_address0,
        X_buf_4_0_ce0,
        X_buf_4_0_q0,
        X_buf_4_0_address1,
        X_buf_4_0_ce1,
        X_buf_4_0_q1,
        X_buf_4_1_address0,
        X_buf_4_1_ce0,
        X_buf_4_1_q0,
        X_buf_4_1_address1,
        X_buf_4_1_ce1,
        X_buf_4_1_q1,
        X_buf_4_2_address0,
        X_buf_4_2_ce0,
        X_buf_4_2_q0,
        X_buf_4_2_address1,
        X_buf_4_2_ce1,
        X_buf_4_2_q1,
        X_buf_4_3_address0,
        X_buf_4_3_ce0,
        X_buf_4_3_q0,
        X_buf_4_3_address1,
        X_buf_4_3_ce1,
        X_buf_4_3_q1,
        X_buf_4_4_address0,
        X_buf_4_4_ce0,
        X_buf_4_4_q0,
        X_buf_4_4_address1,
        X_buf_4_4_ce1,
        X_buf_4_4_q1,
        X_buf_4_5_address0,
        X_buf_4_5_ce0,
        X_buf_4_5_q0,
        X_buf_4_5_address1,
        X_buf_4_5_ce1,
        X_buf_4_5_q1,
        X_buf_4_6_address0,
        X_buf_4_6_ce0,
        X_buf_4_6_q0,
        X_buf_4_6_address1,
        X_buf_4_6_ce1,
        X_buf_4_6_q1,
        X_buf_5_0_address0,
        X_buf_5_0_ce0,
        X_buf_5_0_q0,
        X_buf_5_0_address1,
        X_buf_5_0_ce1,
        X_buf_5_0_q1,
        X_buf_5_1_address0,
        X_buf_5_1_ce0,
        X_buf_5_1_q0,
        X_buf_5_1_address1,
        X_buf_5_1_ce1,
        X_buf_5_1_q1,
        X_buf_5_2_address0,
        X_buf_5_2_ce0,
        X_buf_5_2_q0,
        X_buf_5_2_address1,
        X_buf_5_2_ce1,
        X_buf_5_2_q1,
        X_buf_5_3_address0,
        X_buf_5_3_ce0,
        X_buf_5_3_q0,
        X_buf_5_3_address1,
        X_buf_5_3_ce1,
        X_buf_5_3_q1,
        X_buf_5_4_address0,
        X_buf_5_4_ce0,
        X_buf_5_4_q0,
        X_buf_5_4_address1,
        X_buf_5_4_ce1,
        X_buf_5_4_q1,
        X_buf_5_5_address0,
        X_buf_5_5_ce0,
        X_buf_5_5_q0,
        X_buf_5_5_address1,
        X_buf_5_5_ce1,
        X_buf_5_5_q1,
        X_buf_5_6_address0,
        X_buf_5_6_ce0,
        X_buf_5_6_q0,
        X_buf_5_6_address1,
        X_buf_5_6_ce1,
        X_buf_5_6_q1,
        X_buf_6_0_address0,
        X_buf_6_0_ce0,
        X_buf_6_0_q0,
        X_buf_6_0_address1,
        X_buf_6_0_ce1,
        X_buf_6_0_q1,
        X_buf_6_1_address0,
        X_buf_6_1_ce0,
        X_buf_6_1_q0,
        X_buf_6_1_address1,
        X_buf_6_1_ce1,
        X_buf_6_1_q1,
        X_buf_6_2_address0,
        X_buf_6_2_ce0,
        X_buf_6_2_q0,
        X_buf_6_2_address1,
        X_buf_6_2_ce1,
        X_buf_6_2_q1,
        X_buf_6_3_address0,
        X_buf_6_3_ce0,
        X_buf_6_3_q0,
        X_buf_6_3_address1,
        X_buf_6_3_ce1,
        X_buf_6_3_q1,
        X_buf_6_4_address0,
        X_buf_6_4_ce0,
        X_buf_6_4_q0,
        X_buf_6_4_address1,
        X_buf_6_4_ce1,
        X_buf_6_4_q1,
        X_buf_6_5_address0,
        X_buf_6_5_ce0,
        X_buf_6_5_q0,
        X_buf_6_5_address1,
        X_buf_6_5_ce1,
        X_buf_6_5_q1,
        X_buf_6_6_address0,
        X_buf_6_6_ce0,
        X_buf_6_6_q0,
        X_buf_6_6_address1,
        X_buf_6_6_ce1,
        X_buf_6_6_q1,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] W_buf_6_6_address0;
output   W_buf_6_6_ce0;
input  [15:0] W_buf_6_6_q0;
input  [15:0] sext_ln1319_2;
output  [6:0] Y_buf_0_0_address0;
output   Y_buf_0_0_ce0;
output   Y_buf_0_0_we0;
output  [15:0] Y_buf_0_0_d0;
input  [15:0] Y_buf_0_0_q0;
output  [6:0] Y_buf_0_1_address0;
output   Y_buf_0_1_ce0;
output   Y_buf_0_1_we0;
output  [15:0] Y_buf_0_1_d0;
input  [15:0] Y_buf_0_1_q0;
output  [6:0] Y_buf_0_2_address0;
output   Y_buf_0_2_ce0;
output   Y_buf_0_2_we0;
output  [15:0] Y_buf_0_2_d0;
input  [15:0] Y_buf_0_2_q0;
output  [6:0] Y_buf_0_3_address0;
output   Y_buf_0_3_ce0;
output   Y_buf_0_3_we0;
output  [15:0] Y_buf_0_3_d0;
input  [15:0] Y_buf_0_3_q0;
output  [6:0] Y_buf_0_4_address0;
output   Y_buf_0_4_ce0;
output   Y_buf_0_4_we0;
output  [15:0] Y_buf_0_4_d0;
input  [15:0] Y_buf_0_4_q0;
output  [6:0] Y_buf_0_5_address0;
output   Y_buf_0_5_ce0;
output   Y_buf_0_5_we0;
output  [15:0] Y_buf_0_5_d0;
input  [15:0] Y_buf_0_5_q0;
output  [6:0] Y_buf_0_6_address0;
output   Y_buf_0_6_ce0;
output   Y_buf_0_6_we0;
output  [15:0] Y_buf_0_6_d0;
input  [15:0] Y_buf_0_6_q0;
output  [6:0] Y_buf_1_0_address0;
output   Y_buf_1_0_ce0;
output   Y_buf_1_0_we0;
output  [15:0] Y_buf_1_0_d0;
input  [15:0] Y_buf_1_0_q0;
output  [6:0] Y_buf_1_1_address0;
output   Y_buf_1_1_ce0;
output   Y_buf_1_1_we0;
output  [15:0] Y_buf_1_1_d0;
input  [15:0] Y_buf_1_1_q0;
output  [6:0] Y_buf_1_2_address0;
output   Y_buf_1_2_ce0;
output   Y_buf_1_2_we0;
output  [15:0] Y_buf_1_2_d0;
input  [15:0] Y_buf_1_2_q0;
output  [6:0] Y_buf_1_3_address0;
output   Y_buf_1_3_ce0;
output   Y_buf_1_3_we0;
output  [15:0] Y_buf_1_3_d0;
input  [15:0] Y_buf_1_3_q0;
output  [6:0] Y_buf_1_4_address0;
output   Y_buf_1_4_ce0;
output   Y_buf_1_4_we0;
output  [15:0] Y_buf_1_4_d0;
input  [15:0] Y_buf_1_4_q0;
output  [6:0] Y_buf_1_5_address0;
output   Y_buf_1_5_ce0;
output   Y_buf_1_5_we0;
output  [15:0] Y_buf_1_5_d0;
input  [15:0] Y_buf_1_5_q0;
output  [6:0] Y_buf_1_6_address0;
output   Y_buf_1_6_ce0;
output   Y_buf_1_6_we0;
output  [15:0] Y_buf_1_6_d0;
input  [15:0] Y_buf_1_6_q0;
output  [6:0] Y_buf_2_0_address0;
output   Y_buf_2_0_ce0;
output   Y_buf_2_0_we0;
output  [15:0] Y_buf_2_0_d0;
input  [15:0] Y_buf_2_0_q0;
output  [6:0] Y_buf_2_1_address0;
output   Y_buf_2_1_ce0;
output   Y_buf_2_1_we0;
output  [15:0] Y_buf_2_1_d0;
input  [15:0] Y_buf_2_1_q0;
output  [6:0] Y_buf_2_2_address0;
output   Y_buf_2_2_ce0;
output   Y_buf_2_2_we0;
output  [15:0] Y_buf_2_2_d0;
input  [15:0] Y_buf_2_2_q0;
output  [6:0] Y_buf_2_3_address0;
output   Y_buf_2_3_ce0;
output   Y_buf_2_3_we0;
output  [15:0] Y_buf_2_3_d0;
input  [15:0] Y_buf_2_3_q0;
output  [6:0] Y_buf_2_4_address0;
output   Y_buf_2_4_ce0;
output   Y_buf_2_4_we0;
output  [15:0] Y_buf_2_4_d0;
input  [15:0] Y_buf_2_4_q0;
output  [6:0] Y_buf_2_5_address0;
output   Y_buf_2_5_ce0;
output   Y_buf_2_5_we0;
output  [15:0] Y_buf_2_5_d0;
input  [15:0] Y_buf_2_5_q0;
output  [6:0] Y_buf_2_6_address0;
output   Y_buf_2_6_ce0;
output   Y_buf_2_6_we0;
output  [15:0] Y_buf_2_6_d0;
input  [15:0] Y_buf_2_6_q0;
output  [6:0] Y_buf_3_0_address0;
output   Y_buf_3_0_ce0;
output   Y_buf_3_0_we0;
output  [15:0] Y_buf_3_0_d0;
input  [15:0] Y_buf_3_0_q0;
output  [6:0] Y_buf_3_1_address0;
output   Y_buf_3_1_ce0;
output   Y_buf_3_1_we0;
output  [15:0] Y_buf_3_1_d0;
input  [15:0] Y_buf_3_1_q0;
output  [6:0] Y_buf_3_2_address0;
output   Y_buf_3_2_ce0;
output   Y_buf_3_2_we0;
output  [15:0] Y_buf_3_2_d0;
input  [15:0] Y_buf_3_2_q0;
output  [6:0] Y_buf_3_3_address0;
output   Y_buf_3_3_ce0;
output   Y_buf_3_3_we0;
output  [15:0] Y_buf_3_3_d0;
input  [15:0] Y_buf_3_3_q0;
output  [6:0] Y_buf_3_4_address0;
output   Y_buf_3_4_ce0;
output   Y_buf_3_4_we0;
output  [15:0] Y_buf_3_4_d0;
input  [15:0] Y_buf_3_4_q0;
output  [6:0] Y_buf_3_5_address0;
output   Y_buf_3_5_ce0;
output   Y_buf_3_5_we0;
output  [15:0] Y_buf_3_5_d0;
input  [15:0] Y_buf_3_5_q0;
output  [6:0] Y_buf_3_6_address0;
output   Y_buf_3_6_ce0;
output   Y_buf_3_6_we0;
output  [15:0] Y_buf_3_6_d0;
input  [15:0] Y_buf_3_6_q0;
output  [3:0] W_buf_0_0_address0;
output   W_buf_0_0_ce0;
input  [15:0] W_buf_0_0_q0;
output  [3:0] W_buf_1_0_address0;
output   W_buf_1_0_ce0;
input  [15:0] W_buf_1_0_q0;
output  [3:0] W_buf_2_0_address0;
output   W_buf_2_0_ce0;
input  [15:0] W_buf_2_0_q0;
output  [3:0] W_buf_3_0_address0;
output   W_buf_3_0_ce0;
input  [15:0] W_buf_3_0_q0;
output  [3:0] W_buf_4_0_address0;
output   W_buf_4_0_ce0;
input  [15:0] W_buf_4_0_q0;
output  [3:0] W_buf_5_0_address0;
output   W_buf_5_0_ce0;
input  [15:0] W_buf_5_0_q0;
output  [3:0] W_buf_6_0_address0;
output   W_buf_6_0_ce0;
input  [15:0] W_buf_6_0_q0;
output  [3:0] W_buf_0_6_address0;
output   W_buf_0_6_ce0;
input  [15:0] W_buf_0_6_q0;
output  [3:0] W_buf_1_6_address0;
output   W_buf_1_6_ce0;
input  [15:0] W_buf_1_6_q0;
output  [3:0] W_buf_2_6_address0;
output   W_buf_2_6_ce0;
input  [15:0] W_buf_2_6_q0;
output  [3:0] W_buf_3_6_address0;
output   W_buf_3_6_ce0;
input  [15:0] W_buf_3_6_q0;
output  [3:0] W_buf_4_6_address0;
output   W_buf_4_6_ce0;
input  [15:0] W_buf_4_6_q0;
output  [3:0] W_buf_5_6_address0;
output   W_buf_5_6_ce0;
input  [15:0] W_buf_5_6_q0;
output  [3:0] W_buf_0_1_address0;
output   W_buf_0_1_ce0;
input  [15:0] W_buf_0_1_q0;
output  [3:0] W_buf_0_2_address0;
output   W_buf_0_2_ce0;
input  [15:0] W_buf_0_2_q0;
output  [3:0] W_buf_0_3_address0;
output   W_buf_0_3_ce0;
input  [15:0] W_buf_0_3_q0;
output  [3:0] W_buf_0_4_address0;
output   W_buf_0_4_ce0;
input  [15:0] W_buf_0_4_q0;
output  [3:0] W_buf_0_5_address0;
output   W_buf_0_5_ce0;
input  [15:0] W_buf_0_5_q0;
output  [3:0] W_buf_1_1_address0;
output   W_buf_1_1_ce0;
input  [15:0] W_buf_1_1_q0;
output  [3:0] W_buf_1_2_address0;
output   W_buf_1_2_ce0;
input  [15:0] W_buf_1_2_q0;
output  [3:0] W_buf_1_3_address0;
output   W_buf_1_3_ce0;
input  [15:0] W_buf_1_3_q0;
output  [3:0] W_buf_1_4_address0;
output   W_buf_1_4_ce0;
input  [15:0] W_buf_1_4_q0;
output  [3:0] W_buf_1_5_address0;
output   W_buf_1_5_ce0;
input  [15:0] W_buf_1_5_q0;
output  [3:0] W_buf_2_1_address0;
output   W_buf_2_1_ce0;
input  [15:0] W_buf_2_1_q0;
output  [3:0] W_buf_2_2_address0;
output   W_buf_2_2_ce0;
input  [15:0] W_buf_2_2_q0;
output  [3:0] W_buf_2_3_address0;
output   W_buf_2_3_ce0;
input  [15:0] W_buf_2_3_q0;
output  [3:0] W_buf_2_4_address0;
output   W_buf_2_4_ce0;
input  [15:0] W_buf_2_4_q0;
output  [3:0] W_buf_2_5_address0;
output   W_buf_2_5_ce0;
input  [15:0] W_buf_2_5_q0;
output  [3:0] W_buf_3_1_address0;
output   W_buf_3_1_ce0;
input  [15:0] W_buf_3_1_q0;
output  [3:0] W_buf_3_2_address0;
output   W_buf_3_2_ce0;
input  [15:0] W_buf_3_2_q0;
output  [3:0] W_buf_3_3_address0;
output   W_buf_3_3_ce0;
input  [15:0] W_buf_3_3_q0;
output  [3:0] W_buf_3_4_address0;
output   W_buf_3_4_ce0;
input  [15:0] W_buf_3_4_q0;
output  [3:0] W_buf_3_5_address0;
output   W_buf_3_5_ce0;
input  [15:0] W_buf_3_5_q0;
output  [3:0] W_buf_4_1_address0;
output   W_buf_4_1_ce0;
input  [15:0] W_buf_4_1_q0;
output  [3:0] W_buf_4_2_address0;
output   W_buf_4_2_ce0;
input  [15:0] W_buf_4_2_q0;
output  [3:0] W_buf_4_3_address0;
output   W_buf_4_3_ce0;
input  [15:0] W_buf_4_3_q0;
output  [3:0] W_buf_4_4_address0;
output   W_buf_4_4_ce0;
input  [15:0] W_buf_4_4_q0;
output  [3:0] W_buf_4_5_address0;
output   W_buf_4_5_ce0;
input  [15:0] W_buf_4_5_q0;
output  [3:0] W_buf_5_1_address0;
output   W_buf_5_1_ce0;
input  [15:0] W_buf_5_1_q0;
output  [3:0] W_buf_5_2_address0;
output   W_buf_5_2_ce0;
input  [15:0] W_buf_5_2_q0;
output  [3:0] W_buf_5_3_address0;
output   W_buf_5_3_ce0;
input  [15:0] W_buf_5_3_q0;
output  [3:0] W_buf_5_4_address0;
output   W_buf_5_4_ce0;
input  [15:0] W_buf_5_4_q0;
output  [3:0] W_buf_5_5_address0;
output   W_buf_5_5_ce0;
input  [15:0] W_buf_5_5_q0;
output  [3:0] W_buf_6_1_address0;
output   W_buf_6_1_ce0;
input  [15:0] W_buf_6_1_q0;
output  [3:0] W_buf_6_2_address0;
output   W_buf_6_2_ce0;
input  [15:0] W_buf_6_2_q0;
output  [3:0] W_buf_6_3_address0;
output   W_buf_6_3_ce0;
input  [15:0] W_buf_6_3_q0;
output  [3:0] W_buf_6_4_address0;
output   W_buf_6_4_ce0;
input  [15:0] W_buf_6_4_q0;
output  [3:0] W_buf_6_5_address0;
output   W_buf_6_5_ce0;
input  [15:0] W_buf_6_5_q0;
output  [7:0] X_buf_0_0_address0;
output   X_buf_0_0_ce0;
input  [15:0] X_buf_0_0_q0;
output  [7:0] X_buf_0_0_address1;
output   X_buf_0_0_ce1;
input  [15:0] X_buf_0_0_q1;
output  [7:0] X_buf_0_1_address0;
output   X_buf_0_1_ce0;
input  [15:0] X_buf_0_1_q0;
output  [7:0] X_buf_0_1_address1;
output   X_buf_0_1_ce1;
input  [15:0] X_buf_0_1_q1;
output  [7:0] X_buf_0_2_address0;
output   X_buf_0_2_ce0;
input  [15:0] X_buf_0_2_q0;
output  [7:0] X_buf_0_2_address1;
output   X_buf_0_2_ce1;
input  [15:0] X_buf_0_2_q1;
output  [7:0] X_buf_0_3_address0;
output   X_buf_0_3_ce0;
input  [15:0] X_buf_0_3_q0;
output  [7:0] X_buf_0_3_address1;
output   X_buf_0_3_ce1;
input  [15:0] X_buf_0_3_q1;
output  [7:0] X_buf_0_4_address0;
output   X_buf_0_4_ce0;
input  [15:0] X_buf_0_4_q0;
output  [7:0] X_buf_0_4_address1;
output   X_buf_0_4_ce1;
input  [15:0] X_buf_0_4_q1;
output  [7:0] X_buf_0_5_address0;
output   X_buf_0_5_ce0;
input  [15:0] X_buf_0_5_q0;
output  [7:0] X_buf_0_5_address1;
output   X_buf_0_5_ce1;
input  [15:0] X_buf_0_5_q1;
output  [7:0] X_buf_0_6_address0;
output   X_buf_0_6_ce0;
input  [15:0] X_buf_0_6_q0;
output  [7:0] X_buf_0_6_address1;
output   X_buf_0_6_ce1;
input  [15:0] X_buf_0_6_q1;
output  [7:0] X_buf_1_0_address0;
output   X_buf_1_0_ce0;
input  [15:0] X_buf_1_0_q0;
output  [7:0] X_buf_1_0_address1;
output   X_buf_1_0_ce1;
input  [15:0] X_buf_1_0_q1;
output  [7:0] X_buf_1_1_address0;
output   X_buf_1_1_ce0;
input  [15:0] X_buf_1_1_q0;
output  [7:0] X_buf_1_1_address1;
output   X_buf_1_1_ce1;
input  [15:0] X_buf_1_1_q1;
output  [7:0] X_buf_1_2_address0;
output   X_buf_1_2_ce0;
input  [15:0] X_buf_1_2_q0;
output  [7:0] X_buf_1_2_address1;
output   X_buf_1_2_ce1;
input  [15:0] X_buf_1_2_q1;
output  [7:0] X_buf_1_3_address0;
output   X_buf_1_3_ce0;
input  [15:0] X_buf_1_3_q0;
output  [7:0] X_buf_1_3_address1;
output   X_buf_1_3_ce1;
input  [15:0] X_buf_1_3_q1;
output  [7:0] X_buf_1_4_address0;
output   X_buf_1_4_ce0;
input  [15:0] X_buf_1_4_q0;
output  [7:0] X_buf_1_4_address1;
output   X_buf_1_4_ce1;
input  [15:0] X_buf_1_4_q1;
output  [7:0] X_buf_1_5_address0;
output   X_buf_1_5_ce0;
input  [15:0] X_buf_1_5_q0;
output  [7:0] X_buf_1_5_address1;
output   X_buf_1_5_ce1;
input  [15:0] X_buf_1_5_q1;
output  [7:0] X_buf_1_6_address0;
output   X_buf_1_6_ce0;
input  [15:0] X_buf_1_6_q0;
output  [7:0] X_buf_1_6_address1;
output   X_buf_1_6_ce1;
input  [15:0] X_buf_1_6_q1;
output  [7:0] X_buf_2_0_address0;
output   X_buf_2_0_ce0;
input  [15:0] X_buf_2_0_q0;
output  [7:0] X_buf_2_0_address1;
output   X_buf_2_0_ce1;
input  [15:0] X_buf_2_0_q1;
output  [7:0] X_buf_2_1_address0;
output   X_buf_2_1_ce0;
input  [15:0] X_buf_2_1_q0;
output  [7:0] X_buf_2_1_address1;
output   X_buf_2_1_ce1;
input  [15:0] X_buf_2_1_q1;
output  [7:0] X_buf_2_2_address0;
output   X_buf_2_2_ce0;
input  [15:0] X_buf_2_2_q0;
output  [7:0] X_buf_2_2_address1;
output   X_buf_2_2_ce1;
input  [15:0] X_buf_2_2_q1;
output  [7:0] X_buf_2_3_address0;
output   X_buf_2_3_ce0;
input  [15:0] X_buf_2_3_q0;
output  [7:0] X_buf_2_3_address1;
output   X_buf_2_3_ce1;
input  [15:0] X_buf_2_3_q1;
output  [7:0] X_buf_2_4_address0;
output   X_buf_2_4_ce0;
input  [15:0] X_buf_2_4_q0;
output  [7:0] X_buf_2_4_address1;
output   X_buf_2_4_ce1;
input  [15:0] X_buf_2_4_q1;
output  [7:0] X_buf_2_5_address0;
output   X_buf_2_5_ce0;
input  [15:0] X_buf_2_5_q0;
output  [7:0] X_buf_2_5_address1;
output   X_buf_2_5_ce1;
input  [15:0] X_buf_2_5_q1;
output  [7:0] X_buf_2_6_address0;
output   X_buf_2_6_ce0;
input  [15:0] X_buf_2_6_q0;
output  [7:0] X_buf_2_6_address1;
output   X_buf_2_6_ce1;
input  [15:0] X_buf_2_6_q1;
output  [7:0] X_buf_3_0_address0;
output   X_buf_3_0_ce0;
input  [15:0] X_buf_3_0_q0;
output  [7:0] X_buf_3_0_address1;
output   X_buf_3_0_ce1;
input  [15:0] X_buf_3_0_q1;
output  [7:0] X_buf_3_1_address0;
output   X_buf_3_1_ce0;
input  [15:0] X_buf_3_1_q0;
output  [7:0] X_buf_3_1_address1;
output   X_buf_3_1_ce1;
input  [15:0] X_buf_3_1_q1;
output  [7:0] X_buf_3_2_address0;
output   X_buf_3_2_ce0;
input  [15:0] X_buf_3_2_q0;
output  [7:0] X_buf_3_2_address1;
output   X_buf_3_2_ce1;
input  [15:0] X_buf_3_2_q1;
output  [7:0] X_buf_3_3_address0;
output   X_buf_3_3_ce0;
input  [15:0] X_buf_3_3_q0;
output  [7:0] X_buf_3_3_address1;
output   X_buf_3_3_ce1;
input  [15:0] X_buf_3_3_q1;
output  [7:0] X_buf_3_4_address0;
output   X_buf_3_4_ce0;
input  [15:0] X_buf_3_4_q0;
output  [7:0] X_buf_3_4_address1;
output   X_buf_3_4_ce1;
input  [15:0] X_buf_3_4_q1;
output  [7:0] X_buf_3_5_address0;
output   X_buf_3_5_ce0;
input  [15:0] X_buf_3_5_q0;
output  [7:0] X_buf_3_5_address1;
output   X_buf_3_5_ce1;
input  [15:0] X_buf_3_5_q1;
output  [7:0] X_buf_3_6_address0;
output   X_buf_3_6_ce0;
input  [15:0] X_buf_3_6_q0;
output  [7:0] X_buf_3_6_address1;
output   X_buf_3_6_ce1;
input  [15:0] X_buf_3_6_q1;
output  [7:0] X_buf_4_0_address0;
output   X_buf_4_0_ce0;
input  [15:0] X_buf_4_0_q0;
output  [7:0] X_buf_4_0_address1;
output   X_buf_4_0_ce1;
input  [15:0] X_buf_4_0_q1;
output  [7:0] X_buf_4_1_address0;
output   X_buf_4_1_ce0;
input  [15:0] X_buf_4_1_q0;
output  [7:0] X_buf_4_1_address1;
output   X_buf_4_1_ce1;
input  [15:0] X_buf_4_1_q1;
output  [7:0] X_buf_4_2_address0;
output   X_buf_4_2_ce0;
input  [15:0] X_buf_4_2_q0;
output  [7:0] X_buf_4_2_address1;
output   X_buf_4_2_ce1;
input  [15:0] X_buf_4_2_q1;
output  [7:0] X_buf_4_3_address0;
output   X_buf_4_3_ce0;
input  [15:0] X_buf_4_3_q0;
output  [7:0] X_buf_4_3_address1;
output   X_buf_4_3_ce1;
input  [15:0] X_buf_4_3_q1;
output  [7:0] X_buf_4_4_address0;
output   X_buf_4_4_ce0;
input  [15:0] X_buf_4_4_q0;
output  [7:0] X_buf_4_4_address1;
output   X_buf_4_4_ce1;
input  [15:0] X_buf_4_4_q1;
output  [7:0] X_buf_4_5_address0;
output   X_buf_4_5_ce0;
input  [15:0] X_buf_4_5_q0;
output  [7:0] X_buf_4_5_address1;
output   X_buf_4_5_ce1;
input  [15:0] X_buf_4_5_q1;
output  [7:0] X_buf_4_6_address0;
output   X_buf_4_6_ce0;
input  [15:0] X_buf_4_6_q0;
output  [7:0] X_buf_4_6_address1;
output   X_buf_4_6_ce1;
input  [15:0] X_buf_4_6_q1;
output  [7:0] X_buf_5_0_address0;
output   X_buf_5_0_ce0;
input  [15:0] X_buf_5_0_q0;
output  [7:0] X_buf_5_0_address1;
output   X_buf_5_0_ce1;
input  [15:0] X_buf_5_0_q1;
output  [7:0] X_buf_5_1_address0;
output   X_buf_5_1_ce0;
input  [15:0] X_buf_5_1_q0;
output  [7:0] X_buf_5_1_address1;
output   X_buf_5_1_ce1;
input  [15:0] X_buf_5_1_q1;
output  [7:0] X_buf_5_2_address0;
output   X_buf_5_2_ce0;
input  [15:0] X_buf_5_2_q0;
output  [7:0] X_buf_5_2_address1;
output   X_buf_5_2_ce1;
input  [15:0] X_buf_5_2_q1;
output  [7:0] X_buf_5_3_address0;
output   X_buf_5_3_ce0;
input  [15:0] X_buf_5_3_q0;
output  [7:0] X_buf_5_3_address1;
output   X_buf_5_3_ce1;
input  [15:0] X_buf_5_3_q1;
output  [7:0] X_buf_5_4_address0;
output   X_buf_5_4_ce0;
input  [15:0] X_buf_5_4_q0;
output  [7:0] X_buf_5_4_address1;
output   X_buf_5_4_ce1;
input  [15:0] X_buf_5_4_q1;
output  [7:0] X_buf_5_5_address0;
output   X_buf_5_5_ce0;
input  [15:0] X_buf_5_5_q0;
output  [7:0] X_buf_5_5_address1;
output   X_buf_5_5_ce1;
input  [15:0] X_buf_5_5_q1;
output  [7:0] X_buf_5_6_address0;
output   X_buf_5_6_ce0;
input  [15:0] X_buf_5_6_q0;
output  [7:0] X_buf_5_6_address1;
output   X_buf_5_6_ce1;
input  [15:0] X_buf_5_6_q1;
output  [7:0] X_buf_6_0_address0;
output   X_buf_6_0_ce0;
input  [15:0] X_buf_6_0_q0;
output  [7:0] X_buf_6_0_address1;
output   X_buf_6_0_ce1;
input  [15:0] X_buf_6_0_q1;
output  [7:0] X_buf_6_1_address0;
output   X_buf_6_1_ce0;
input  [15:0] X_buf_6_1_q0;
output  [7:0] X_buf_6_1_address1;
output   X_buf_6_1_ce1;
input  [15:0] X_buf_6_1_q1;
output  [7:0] X_buf_6_2_address0;
output   X_buf_6_2_ce0;
input  [15:0] X_buf_6_2_q0;
output  [7:0] X_buf_6_2_address1;
output   X_buf_6_2_ce1;
input  [15:0] X_buf_6_2_q1;
output  [7:0] X_buf_6_3_address0;
output   X_buf_6_3_ce0;
input  [15:0] X_buf_6_3_q0;
output  [7:0] X_buf_6_3_address1;
output   X_buf_6_3_ce1;
input  [15:0] X_buf_6_3_q1;
output  [7:0] X_buf_6_4_address0;
output   X_buf_6_4_ce0;
input  [15:0] X_buf_6_4_q0;
output  [7:0] X_buf_6_4_address1;
output   X_buf_6_4_ce1;
input  [15:0] X_buf_6_4_q1;
output  [7:0] X_buf_6_5_address0;
output   X_buf_6_5_ce0;
input  [15:0] X_buf_6_5_q0;
output  [7:0] X_buf_6_5_address1;
output   X_buf_6_5_ce1;
input  [15:0] X_buf_6_5_q1;
output  [7:0] X_buf_6_6_address0;
output   X_buf_6_6_ce0;
input  [15:0] X_buf_6_6_q0;
output  [7:0] X_buf_6_6_address1;
output   X_buf_6_6_ce1;
input  [15:0] X_buf_6_6_q1;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;

reg ap_idle;
reg[3:0] W_buf_6_6_address0;
reg W_buf_6_6_ce0;
reg[6:0] Y_buf_0_0_address0;
reg Y_buf_0_0_ce0;
reg Y_buf_0_0_we0;
reg[15:0] Y_buf_0_0_d0;
reg[6:0] Y_buf_0_1_address0;
reg Y_buf_0_1_ce0;
reg Y_buf_0_1_we0;
reg[15:0] Y_buf_0_1_d0;
reg[6:0] Y_buf_0_2_address0;
reg Y_buf_0_2_ce0;
reg Y_buf_0_2_we0;
reg[15:0] Y_buf_0_2_d0;
reg[6:0] Y_buf_0_3_address0;
reg Y_buf_0_3_ce0;
reg Y_buf_0_3_we0;
reg[15:0] Y_buf_0_3_d0;
reg[6:0] Y_buf_0_4_address0;
reg Y_buf_0_4_ce0;
reg Y_buf_0_4_we0;
reg[15:0] Y_buf_0_4_d0;
reg[6:0] Y_buf_0_5_address0;
reg Y_buf_0_5_ce0;
reg Y_buf_0_5_we0;
reg[15:0] Y_buf_0_5_d0;
reg[6:0] Y_buf_0_6_address0;
reg Y_buf_0_6_ce0;
reg Y_buf_0_6_we0;
reg[15:0] Y_buf_0_6_d0;
reg[6:0] Y_buf_1_0_address0;
reg Y_buf_1_0_ce0;
reg Y_buf_1_0_we0;
reg[15:0] Y_buf_1_0_d0;
reg[6:0] Y_buf_1_1_address0;
reg Y_buf_1_1_ce0;
reg Y_buf_1_1_we0;
reg[15:0] Y_buf_1_1_d0;
reg[6:0] Y_buf_1_2_address0;
reg Y_buf_1_2_ce0;
reg Y_buf_1_2_we0;
reg[15:0] Y_buf_1_2_d0;
reg[6:0] Y_buf_1_3_address0;
reg Y_buf_1_3_ce0;
reg Y_buf_1_3_we0;
reg[15:0] Y_buf_1_3_d0;
reg[6:0] Y_buf_1_4_address0;
reg Y_buf_1_4_ce0;
reg Y_buf_1_4_we0;
reg[15:0] Y_buf_1_4_d0;
reg[6:0] Y_buf_1_5_address0;
reg Y_buf_1_5_ce0;
reg Y_buf_1_5_we0;
reg[15:0] Y_buf_1_5_d0;
reg[6:0] Y_buf_1_6_address0;
reg Y_buf_1_6_ce0;
reg Y_buf_1_6_we0;
reg[15:0] Y_buf_1_6_d0;
reg[6:0] Y_buf_2_0_address0;
reg Y_buf_2_0_ce0;
reg Y_buf_2_0_we0;
reg[15:0] Y_buf_2_0_d0;
reg[6:0] Y_buf_2_1_address0;
reg Y_buf_2_1_ce0;
reg Y_buf_2_1_we0;
reg[15:0] Y_buf_2_1_d0;
reg[6:0] Y_buf_2_2_address0;
reg Y_buf_2_2_ce0;
reg Y_buf_2_2_we0;
reg[15:0] Y_buf_2_2_d0;
reg[6:0] Y_buf_2_3_address0;
reg Y_buf_2_3_ce0;
reg Y_buf_2_3_we0;
reg[15:0] Y_buf_2_3_d0;
reg[6:0] Y_buf_2_4_address0;
reg Y_buf_2_4_ce0;
reg Y_buf_2_4_we0;
reg[15:0] Y_buf_2_4_d0;
reg[6:0] Y_buf_2_5_address0;
reg Y_buf_2_5_ce0;
reg Y_buf_2_5_we0;
reg[15:0] Y_buf_2_5_d0;
reg[6:0] Y_buf_2_6_address0;
reg Y_buf_2_6_ce0;
reg Y_buf_2_6_we0;
reg[15:0] Y_buf_2_6_d0;
reg[6:0] Y_buf_3_0_address0;
reg Y_buf_3_0_ce0;
reg Y_buf_3_0_we0;
reg[15:0] Y_buf_3_0_d0;
reg[6:0] Y_buf_3_1_address0;
reg Y_buf_3_1_ce0;
reg Y_buf_3_1_we0;
reg[15:0] Y_buf_3_1_d0;
reg[6:0] Y_buf_3_2_address0;
reg Y_buf_3_2_ce0;
reg Y_buf_3_2_we0;
reg[15:0] Y_buf_3_2_d0;
reg[6:0] Y_buf_3_3_address0;
reg Y_buf_3_3_ce0;
reg Y_buf_3_3_we0;
reg[15:0] Y_buf_3_3_d0;
reg[6:0] Y_buf_3_4_address0;
reg Y_buf_3_4_ce0;
reg Y_buf_3_4_we0;
reg[15:0] Y_buf_3_4_d0;
reg[6:0] Y_buf_3_5_address0;
reg Y_buf_3_5_ce0;
reg Y_buf_3_5_we0;
reg[15:0] Y_buf_3_5_d0;
reg[6:0] Y_buf_3_6_address0;
reg Y_buf_3_6_ce0;
reg Y_buf_3_6_we0;
reg[15:0] Y_buf_3_6_d0;
reg W_buf_0_0_ce0;
reg W_buf_1_0_ce0;
reg W_buf_2_0_ce0;
reg W_buf_3_0_ce0;
reg W_buf_4_0_ce0;
reg W_buf_5_0_ce0;
reg W_buf_6_0_ce0;
reg W_buf_0_6_ce0;
reg W_buf_1_6_ce0;
reg W_buf_2_6_ce0;
reg W_buf_3_6_ce0;
reg W_buf_4_6_ce0;
reg W_buf_5_6_ce0;
reg W_buf_0_1_ce0;
reg W_buf_0_2_ce0;
reg W_buf_0_3_ce0;
reg W_buf_0_4_ce0;
reg W_buf_0_5_ce0;
reg W_buf_1_1_ce0;
reg W_buf_1_2_ce0;
reg W_buf_1_3_ce0;
reg W_buf_1_4_ce0;
reg W_buf_1_5_ce0;
reg W_buf_2_1_ce0;
reg W_buf_2_2_ce0;
reg W_buf_2_3_ce0;
reg W_buf_2_4_ce0;
reg W_buf_2_5_ce0;
reg W_buf_3_1_ce0;
reg W_buf_3_2_ce0;
reg W_buf_3_3_ce0;
reg W_buf_3_4_ce0;
reg W_buf_3_5_ce0;
reg W_buf_4_1_ce0;
reg W_buf_4_2_ce0;
reg W_buf_4_3_ce0;
reg W_buf_4_4_ce0;
reg W_buf_4_5_ce0;
reg W_buf_5_1_ce0;
reg W_buf_5_2_ce0;
reg W_buf_5_3_ce0;
reg W_buf_5_4_ce0;
reg W_buf_5_5_ce0;
reg W_buf_6_1_ce0;
reg W_buf_6_2_ce0;
reg W_buf_6_3_ce0;
reg W_buf_6_4_ce0;
reg W_buf_6_5_ce0;
reg[7:0] X_buf_0_0_address0;
reg X_buf_0_0_ce0;
reg X_buf_0_0_ce1;
reg[7:0] X_buf_0_1_address0;
reg X_buf_0_1_ce0;
reg X_buf_0_1_ce1;
reg[7:0] X_buf_0_2_address0;
reg X_buf_0_2_ce0;
reg X_buf_0_2_ce1;
reg[7:0] X_buf_0_3_address0;
reg X_buf_0_3_ce0;
reg X_buf_0_3_ce1;
reg[7:0] X_buf_0_4_address0;
reg X_buf_0_4_ce0;
reg X_buf_0_4_ce1;
reg[7:0] X_buf_0_5_address0;
reg X_buf_0_5_ce0;
reg X_buf_0_5_ce1;
reg[7:0] X_buf_0_6_address0;
reg X_buf_0_6_ce0;
reg X_buf_0_6_ce1;
reg[7:0] X_buf_1_0_address0;
reg X_buf_1_0_ce0;
reg X_buf_1_0_ce1;
reg[7:0] X_buf_1_1_address0;
reg X_buf_1_1_ce0;
reg X_buf_1_1_ce1;
reg[7:0] X_buf_1_2_address0;
reg X_buf_1_2_ce0;
reg X_buf_1_2_ce1;
reg[7:0] X_buf_1_3_address0;
reg X_buf_1_3_ce0;
reg X_buf_1_3_ce1;
reg[7:0] X_buf_1_4_address0;
reg X_buf_1_4_ce0;
reg X_buf_1_4_ce1;
reg[7:0] X_buf_1_5_address0;
reg X_buf_1_5_ce0;
reg X_buf_1_5_ce1;
reg[7:0] X_buf_1_6_address0;
reg X_buf_1_6_ce0;
reg X_buf_1_6_ce1;
reg[7:0] X_buf_2_0_address0;
reg X_buf_2_0_ce0;
reg X_buf_2_0_ce1;
reg[7:0] X_buf_2_1_address0;
reg X_buf_2_1_ce0;
reg X_buf_2_1_ce1;
reg[7:0] X_buf_2_2_address0;
reg X_buf_2_2_ce0;
reg X_buf_2_2_ce1;
reg[7:0] X_buf_2_3_address0;
reg X_buf_2_3_ce0;
reg X_buf_2_3_ce1;
reg[7:0] X_buf_2_4_address0;
reg X_buf_2_4_ce0;
reg X_buf_2_4_ce1;
reg[7:0] X_buf_2_5_address0;
reg X_buf_2_5_ce0;
reg X_buf_2_5_ce1;
reg[7:0] X_buf_2_6_address0;
reg X_buf_2_6_ce0;
reg X_buf_2_6_ce1;
reg[7:0] X_buf_3_0_address0;
reg X_buf_3_0_ce0;
reg X_buf_3_0_ce1;
reg[7:0] X_buf_3_1_address0;
reg X_buf_3_1_ce0;
reg X_buf_3_1_ce1;
reg[7:0] X_buf_3_2_address0;
reg X_buf_3_2_ce0;
reg X_buf_3_2_ce1;
reg[7:0] X_buf_3_3_address0;
reg X_buf_3_3_ce0;
reg X_buf_3_3_ce1;
reg[7:0] X_buf_3_4_address0;
reg X_buf_3_4_ce0;
reg X_buf_3_4_ce1;
reg[7:0] X_buf_3_5_address0;
reg X_buf_3_5_ce0;
reg X_buf_3_5_ce1;
reg[7:0] X_buf_3_6_address0;
reg X_buf_3_6_ce0;
reg X_buf_3_6_ce1;
reg[7:0] X_buf_4_0_address0;
reg X_buf_4_0_ce0;
reg X_buf_4_0_ce1;
reg[7:0] X_buf_4_1_address0;
reg X_buf_4_1_ce0;
reg X_buf_4_1_ce1;
reg[7:0] X_buf_4_2_address0;
reg X_buf_4_2_ce0;
reg X_buf_4_2_ce1;
reg[7:0] X_buf_4_3_address0;
reg X_buf_4_3_ce0;
reg X_buf_4_3_ce1;
reg[7:0] X_buf_4_4_address0;
reg X_buf_4_4_ce0;
reg X_buf_4_4_ce1;
reg[7:0] X_buf_4_5_address0;
reg X_buf_4_5_ce0;
reg X_buf_4_5_ce1;
reg[7:0] X_buf_4_6_address0;
reg X_buf_4_6_ce0;
reg X_buf_4_6_ce1;
reg[7:0] X_buf_5_0_address0;
reg X_buf_5_0_ce0;
reg X_buf_5_0_ce1;
reg[7:0] X_buf_5_1_address0;
reg X_buf_5_1_ce0;
reg X_buf_5_1_ce1;
reg[7:0] X_buf_5_2_address0;
reg X_buf_5_2_ce0;
reg X_buf_5_2_ce1;
reg[7:0] X_buf_5_3_address0;
reg X_buf_5_3_ce0;
reg X_buf_5_3_ce1;
reg[7:0] X_buf_5_4_address0;
reg X_buf_5_4_ce0;
reg X_buf_5_4_ce1;
reg[7:0] X_buf_5_5_address0;
reg X_buf_5_5_ce0;
reg X_buf_5_5_ce1;
reg[7:0] X_buf_5_6_address0;
reg X_buf_5_6_ce0;
reg X_buf_5_6_ce1;
reg[7:0] X_buf_6_0_address0;
reg X_buf_6_0_ce0;
reg X_buf_6_0_ce1;
reg[7:0] X_buf_6_1_address0;
reg X_buf_6_1_ce0;
reg X_buf_6_1_ce1;
reg[7:0] X_buf_6_2_address0;
reg X_buf_6_2_ce0;
reg X_buf_6_2_ce1;
reg[7:0] X_buf_6_3_address0;
reg X_buf_6_3_ce0;
reg X_buf_6_3_ce1;
reg[7:0] X_buf_6_4_address0;
reg X_buf_6_4_ce0;
reg X_buf_6_4_ce1;
reg[7:0] X_buf_6_5_address0;
reg X_buf_6_5_ce0;
reg X_buf_6_5_ce1;
reg[7:0] X_buf_6_6_address0;
reg X_buf_6_6_ce0;
reg X_buf_6_6_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln35_reg_5905;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] chan_1_reg_5865;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [1:0] chan_1_reg_5865_pp0_iter1_reg;
reg   [2:0] kernel_1_reg_5872;
reg   [5:0] w_1_reg_5877;
reg   [5:0] w_1_reg_5877_pp0_iter1_reg;
reg   [18:0] indvar_flatten2679_load_reg_5885;
wire   [1:0] trunc_ln35_fu_3261_p1;
reg   [1:0] trunc_ln35_reg_5890;
wire   [3:0] empty_53_fu_3293_p2;
reg   [3:0] empty_53_reg_5895;
wire   [0:0] icmp_ln35_fu_3304_p2;
reg   [0:0] icmp_ln35_reg_5905_pp0_iter1_reg;
reg   [0:0] icmp_ln35_reg_5905_pp0_iter2_reg;
wire   [0:0] icmp_ln38_fu_3319_p2;
reg   [0:0] icmp_ln38_reg_5909;
reg   [0:0] icmp_ln38_reg_5909_pp0_iter1_reg;
reg   [0:0] icmp_ln38_reg_5909_pp0_iter2_reg;
wire   [4:0] select_ln35_2_fu_3325_p3;
reg   [4:0] select_ln35_2_reg_5928;
reg   [4:0] select_ln35_2_reg_5928_pp0_iter1_reg;
reg   [4:0] select_ln35_2_reg_5928_pp0_iter2_reg;
wire   [0:0] xor_ln35_fu_3339_p2;
reg   [0:0] xor_ln35_reg_5935;
wire   [0:0] icmp_ln41_fu_3345_p2;
reg   [0:0] icmp_ln41_reg_5944;
wire   [0:0] and_ln35_5_fu_3351_p2;
reg   [0:0] and_ln35_5_reg_5949;
reg   [0:0] and_ln35_5_reg_5949_pp0_iter1_reg;
reg   [0:0] and_ln35_5_reg_5949_pp0_iter2_reg;
wire   [0:0] or_ln38_fu_3357_p2;
reg   [0:0] or_ln38_reg_5964;
reg   [2:0] i_3_reg_5973;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [5:0] h_1_reg_5979;
wire   [5:0] empty_54_fu_3373_p2;
reg   [5:0] empty_54_reg_5984;
reg   [2:0] j_load_reg_5989;
wire   [5:0] add_ln35_fu_3382_p2;
reg   [5:0] add_ln35_reg_5994;
wire   [5:0] select_ln35_1_fu_3388_p3;
reg   [5:0] select_ln35_1_reg_6000;
wire   [5:0] add_ln38_fu_3446_p2;
reg   [5:0] add_ln38_reg_6011;
reg   [5:0] add_ln38_reg_6011_pp0_iter1_reg;
wire   [2:0] select_ln38_fu_3452_p3;
reg   [2:0] select_ln38_reg_6018;
wire   [0:0] or_ln38_1_fu_3475_p2;
reg   [0:0] or_ln38_1_reg_6023;
wire   [15:0] select_ln38_7_fu_3480_p3;
reg   [15:0] select_ln38_7_reg_6029;
wire   [0:0] and_ln38_4_fu_3498_p2;
reg   [0:0] and_ln38_4_reg_6034;
reg   [0:0] and_ln38_4_reg_6034_pp0_iter1_reg;
reg   [0:0] and_ln38_4_reg_6034_pp0_iter2_reg;
wire   [2:0] add_ln41_fu_3504_p2;
reg   [2:0] add_ln41_reg_6046;
wire   [0:0] or_ln41_fu_3514_p2;
reg   [0:0] or_ln41_reg_6051;
wire   [0:0] or_ln41_1_fu_3519_p2;
reg   [0:0] or_ln41_1_reg_6056;
wire   [1:0] select_ln41_fu_3524_p3;
reg   [1:0] select_ln41_reg_6061;
wire   [3:0] empty_69_fu_3543_p2;
reg   [3:0] empty_69_reg_6067;
wire   [1:0] select_ln41_2_fu_3554_p3;
reg   [1:0] select_ln41_2_reg_6072;
reg   [1:0] select_ln41_2_reg_6072_pp0_iter1_reg;
reg   [1:0] select_ln41_2_reg_6072_pp0_iter2_reg;
reg   [1:0] select_ln41_2_reg_6072_pp0_iter3_reg;
wire   [0:0] xor_ln41_fu_3562_p2;
reg   [0:0] xor_ln41_reg_6081;
wire   [0:0] and_ln41_3_fu_3574_p2;
reg   [0:0] and_ln41_3_reg_6087;
reg   [0:0] and_ln41_3_reg_6087_pp0_iter1_reg;
reg   [0:0] and_ln41_3_reg_6087_pp0_iter2_reg;
wire   [0:0] or_ln48_1_fu_3586_p2;
reg   [0:0] or_ln48_1_reg_6101;
wire   [0:0] and_ln48_1_fu_3592_p2;
reg   [0:0] and_ln48_1_reg_6106;
reg   [0:0] and_ln48_1_reg_6106_pp0_iter1_reg;
reg   [0:0] and_ln48_1_reg_6106_pp0_iter2_reg;
wire   [5:0] select_ln35_11_fu_3618_p3;
reg   [5:0] select_ln35_11_reg_6117;
wire    ap_block_pp0_stage3_11001;
wire   [5:0] select_ln38_12_fu_3645_p3;
reg   [5:0] select_ln38_12_reg_6125;
wire   [2:0] select_ln41_1_fu_3650_p3;
reg   [2:0] select_ln41_1_reg_6130;
reg   [2:0] select_ln41_1_reg_6130_pp0_iter1_reg;
reg   [2:0] select_ln41_1_reg_6130_pp0_iter2_reg;
reg   [15:0] W_buf_6_6_load_1_reg_6137;
wire   [1:0] add_ln48_fu_3693_p2;
reg   [1:0] add_ln48_reg_6142;
wire   [0:0] or_ln48_2_fu_3702_p2;
reg   [0:0] or_ln48_2_reg_6147;
wire   [1:0] select_ln48_1_fu_3729_p3;
reg   [1:0] select_ln48_1_reg_6157;
reg   [1:0] select_ln48_1_reg_6157_pp0_iter1_reg;
wire   [3:0] select_ln48_3_fu_3748_p3;
reg   [3:0] select_ln48_3_reg_6163;
wire   [2:0] add_ln51_fu_3760_p2;
reg   [2:0] add_ln51_reg_6168;
wire   [2:0] select_ln51_fu_3780_p3;
reg   [2:0] select_ln51_reg_6173;
reg   [2:0] select_ln51_reg_6173_pp0_iter1_reg;
reg   [2:0] select_ln51_reg_6173_pp0_iter2_reg;
wire   [2:0] select_ln51_6_fu_3800_p3;
reg   [2:0] select_ln51_6_reg_6185;
reg   [2:0] select_ln51_6_reg_6185_pp0_iter1_reg;
reg   [2:0] select_ln51_6_reg_6185_pp0_iter2_reg;
wire   [0:0] icmp_ln57_fu_3843_p2;
reg   [0:0] icmp_ln57_reg_6192;
reg   [0:0] icmp_ln57_reg_6192_pp0_iter1_reg;
reg   [0:0] icmp_ln57_reg_6192_pp0_iter2_reg;
reg   [0:0] icmp_ln57_reg_6192_pp0_iter3_reg;
wire   [0:0] and_ln59_fu_3861_p2;
reg   [0:0] and_ln59_reg_6196;
reg   [0:0] and_ln59_reg_6196_pp0_iter1_reg;
reg   [0:0] and_ln59_reg_6196_pp0_iter2_reg;
reg   [0:0] and_ln59_reg_6196_pp0_iter3_reg;
wire   [5:0] add_ln62_fu_3867_p2;
reg   [5:0] add_ln62_reg_6200;
reg   [5:0] add_ln62_reg_6200_pp0_iter1_reg;
wire   [63:0] select_ln48_3_cast_fu_3889_p1;
reg   [63:0] select_ln48_3_cast_reg_6206;
reg   [63:0] select_ln48_3_cast_reg_6206_pp0_iter2_reg;
wire   [15:0] select_ln48_4_fu_3893_p3;
reg   [15:0] select_ln48_4_reg_6263;
reg   [15:0] select_ln48_4_reg_6263_pp0_iter2_reg;
reg  signed [15:0] select_ln48_4_reg_6263_pp0_iter3_reg;
wire   [5:0] p_mid1_fu_3903_p2;
reg   [5:0] p_mid1_reg_6268;
reg   [3:0] tmp_36_reg_6274;
reg   [3:0] tmp_39_reg_6280;
reg   [3:0] tmp_43_reg_6286;
reg   [15:0] W_buf_6_6_load_3_reg_6293;
reg   [15:0] W_buf_6_6_load_3_reg_6293_pp0_iter2_reg;
reg   [3:0] tmp_35_reg_6298;
reg   [3:0] tmp_47_reg_6304;
reg   [3:0] tmp_49_reg_6310;
wire   [7:0] empty_57_fu_4187_p2;
reg   [7:0] empty_57_reg_6318;
reg   [3:0] tmp_45_reg_6324;
wire   [7:0] empty_65_fu_4241_p2;
reg   [7:0] empty_65_reg_6330;
wire   [7:0] empty_77_fu_4294_p2;
reg   [7:0] empty_77_reg_6338;
wire   [5:0] select_ln48_6_fu_4300_p3;
reg   [5:0] select_ln48_6_reg_6344;
reg   [3:0] tmp_55_reg_6349;
wire   [7:0] sub_ln1317_fu_4591_p2;
reg   [7:0] sub_ln1317_reg_6355;
wire   [7:0] select_ln51_4_fu_4597_p3;
reg   [7:0] select_ln51_4_reg_6360;
wire   [7:0] select_ln51_5_fu_4604_p3;
reg   [7:0] select_ln51_5_reg_6365;
wire   [4:0] grp_fu_3333_p2;
reg   [4:0] urem_ln35_reg_6370;
reg   [4:0] urem_ln35_reg_6370_pp0_iter3_reg;
wire   [2:0] trunc_ln35_1_fu_4611_p1;
reg   [2:0] trunc_ln35_1_reg_6378;
reg   [2:0] trunc_ln35_1_reg_6378_pp0_iter3_reg;
wire   [2:0] empty_51_fu_4719_p1;
reg   [2:0] empty_51_reg_6872;
reg   [15:0] X_buf_0_0_load_reg_6877;
reg   [15:0] X_buf_0_1_load_reg_6882;
reg   [15:0] X_buf_0_2_load_reg_6887;
reg   [15:0] X_buf_0_3_load_reg_6892;
reg   [15:0] X_buf_0_4_load_reg_6897;
reg   [15:0] X_buf_0_5_load_reg_6902;
reg   [15:0] X_buf_0_6_load_reg_6907;
reg   [15:0] X_buf_1_0_load_reg_6912;
reg   [15:0] X_buf_1_1_load_reg_6917;
reg   [15:0] X_buf_1_2_load_reg_6922;
reg   [15:0] X_buf_1_3_load_reg_6927;
reg   [15:0] X_buf_1_4_load_reg_6932;
reg   [15:0] X_buf_1_5_load_reg_6937;
reg   [15:0] X_buf_1_6_load_reg_6942;
reg   [15:0] X_buf_2_0_load_reg_6947;
reg   [15:0] X_buf_2_1_load_reg_6952;
reg   [15:0] X_buf_2_2_load_reg_6957;
reg   [15:0] X_buf_2_3_load_reg_6962;
reg   [15:0] X_buf_2_4_load_reg_6967;
reg   [15:0] X_buf_2_5_load_reg_6972;
reg   [15:0] X_buf_2_6_load_reg_6977;
reg   [15:0] X_buf_3_0_load_reg_6982;
reg   [15:0] X_buf_3_1_load_reg_6987;
reg   [15:0] X_buf_3_2_load_reg_6992;
reg   [15:0] X_buf_3_3_load_reg_6997;
reg   [15:0] X_buf_3_4_load_reg_7002;
reg   [15:0] X_buf_3_5_load_reg_7007;
reg   [15:0] X_buf_3_6_load_reg_7012;
reg   [15:0] X_buf_4_0_load_reg_7017;
reg   [15:0] X_buf_4_1_load_reg_7022;
reg   [15:0] X_buf_4_2_load_reg_7027;
reg   [15:0] X_buf_4_3_load_reg_7032;
reg   [15:0] X_buf_4_4_load_reg_7037;
reg   [15:0] X_buf_4_5_load_reg_7042;
reg   [15:0] X_buf_4_6_load_reg_7047;
reg   [15:0] X_buf_5_0_load_reg_7052;
reg   [15:0] X_buf_5_1_load_reg_7057;
reg   [15:0] X_buf_5_2_load_reg_7062;
reg   [15:0] X_buf_5_3_load_reg_7067;
reg   [15:0] X_buf_5_4_load_reg_7072;
reg   [15:0] X_buf_5_5_load_reg_7077;
reg   [15:0] X_buf_5_6_load_reg_7082;
reg   [15:0] X_buf_6_0_load_reg_7087;
reg   [15:0] X_buf_6_1_load_reg_7092;
reg   [15:0] X_buf_6_2_load_reg_7097;
reg   [15:0] X_buf_6_3_load_reg_7102;
reg   [15:0] X_buf_6_4_load_reg_7107;
reg   [15:0] X_buf_6_5_load_reg_7112;
reg   [15:0] X_buf_6_6_load_reg_7117;
reg   [15:0] X_buf_0_0_load_1_reg_7122;
reg   [15:0] X_buf_0_1_load_1_reg_7127;
reg   [15:0] X_buf_0_2_load_1_reg_7132;
reg   [15:0] X_buf_0_3_load_1_reg_7137;
reg   [15:0] X_buf_0_4_load_1_reg_7142;
reg   [15:0] X_buf_0_5_load_1_reg_7147;
reg   [15:0] X_buf_0_6_load_1_reg_7152;
reg   [15:0] X_buf_1_0_load_1_reg_7157;
reg   [15:0] X_buf_1_1_load_1_reg_7162;
reg   [15:0] X_buf_1_2_load_1_reg_7167;
reg   [15:0] X_buf_1_3_load_1_reg_7172;
reg   [15:0] X_buf_1_4_load_1_reg_7177;
reg   [15:0] X_buf_1_5_load_1_reg_7182;
reg   [15:0] X_buf_1_6_load_1_reg_7187;
reg   [15:0] X_buf_2_0_load_1_reg_7192;
reg   [15:0] X_buf_2_1_load_1_reg_7197;
reg   [15:0] X_buf_2_2_load_1_reg_7202;
reg   [15:0] X_buf_2_3_load_1_reg_7207;
reg   [15:0] X_buf_2_4_load_1_reg_7212;
reg   [15:0] X_buf_2_5_load_1_reg_7217;
reg   [15:0] X_buf_2_6_load_1_reg_7222;
reg   [15:0] X_buf_3_0_load_1_reg_7227;
reg   [15:0] X_buf_3_1_load_1_reg_7232;
reg   [15:0] X_buf_3_2_load_1_reg_7237;
reg   [15:0] X_buf_3_3_load_1_reg_7242;
reg   [15:0] X_buf_3_4_load_1_reg_7247;
reg   [15:0] X_buf_3_5_load_1_reg_7252;
reg   [15:0] X_buf_3_6_load_1_reg_7257;
reg   [15:0] X_buf_4_0_load_1_reg_7262;
reg   [15:0] X_buf_4_1_load_1_reg_7267;
reg   [15:0] X_buf_4_2_load_1_reg_7272;
reg   [15:0] X_buf_4_3_load_1_reg_7277;
reg   [15:0] X_buf_4_4_load_1_reg_7282;
reg   [15:0] X_buf_4_5_load_1_reg_7287;
reg   [15:0] X_buf_4_6_load_1_reg_7292;
reg   [15:0] X_buf_5_0_load_1_reg_7297;
reg   [15:0] X_buf_5_1_load_1_reg_7302;
reg   [15:0] X_buf_5_2_load_1_reg_7307;
reg   [15:0] X_buf_5_3_load_1_reg_7312;
reg   [15:0] X_buf_5_4_load_1_reg_7317;
reg   [15:0] X_buf_5_5_load_1_reg_7322;
reg   [15:0] X_buf_5_6_load_1_reg_7327;
reg   [15:0] X_buf_6_0_load_1_reg_7332;
reg   [15:0] X_buf_6_1_load_1_reg_7337;
reg   [15:0] X_buf_6_2_load_1_reg_7342;
reg   [15:0] X_buf_6_3_load_1_reg_7347;
reg   [15:0] X_buf_6_4_load_1_reg_7352;
reg   [15:0] X_buf_6_5_load_1_reg_7357;
reg   [15:0] X_buf_6_6_load_1_reg_7362;
wire   [2:0] grp_fu_3407_p2;
reg   [2:0] urem_ln35_1_reg_7367;
wire   [7:0] add_ln1317_1_fu_4763_p2;
reg   [7:0] add_ln1317_1_reg_7612;
wire   [15:0] tmp_12_fu_4768_p9;
reg   [15:0] tmp_12_reg_7617;
wire   [15:0] tmp_13_fu_4781_p9;
reg   [15:0] tmp_13_reg_7622;
wire   [15:0] tmp_14_fu_4794_p9;
reg   [15:0] tmp_14_reg_7627;
wire   [15:0] tmp_15_fu_4807_p9;
reg   [15:0] tmp_15_reg_7632;
wire   [15:0] tmp_16_fu_4820_p9;
reg   [15:0] tmp_16_reg_7637;
wire   [15:0] tmp_17_fu_4833_p9;
reg   [15:0] tmp_17_reg_7642;
wire   [15:0] tmp_18_fu_4846_p9;
reg   [15:0] tmp_18_reg_7647;
wire   [15:0] tmp_fu_4859_p9;
reg   [15:0] tmp_reg_7652;
wire   [15:0] tmp_5_fu_4872_p9;
reg   [15:0] tmp_5_reg_7657;
wire   [15:0] tmp_6_fu_4885_p9;
reg   [15:0] tmp_6_reg_7662;
wire   [15:0] tmp_7_fu_4898_p9;
reg   [15:0] tmp_7_reg_7667;
wire   [15:0] tmp_8_fu_4911_p9;
reg   [15:0] tmp_8_reg_7672;
wire   [15:0] tmp_9_fu_4924_p9;
reg   [15:0] tmp_9_reg_7677;
wire   [15:0] tmp_s_fu_4937_p9;
reg   [15:0] tmp_s_reg_7682;
reg   [2:0] tmp_40_reg_7687;
wire   [4:0] select_ln38_1_fu_4985_p3;
reg   [4:0] select_ln38_1_reg_7693;
wire   [2:0] grp_fu_3639_p2;
reg   [2:0] p_mid11800_reg_7698;
wire   [5:0] grp_fu_3873_p2;
reg   [5:0] urem_ln1317_reg_7703;
wire   [15:0] tmp_34_fu_5176_p9;
reg  signed [15:0] tmp_34_reg_7959;
wire   [15:0] tmp_2_fu_5195_p9;
reg  signed [15:0] tmp_2_reg_7964;
reg   [6:0] Y_buf_0_0_addr_reg_7969;
reg   [6:0] Y_buf_0_1_addr_reg_7974;
reg   [6:0] Y_buf_0_2_addr_reg_7979;
reg   [6:0] Y_buf_0_3_addr_reg_7984;
reg   [6:0] Y_buf_0_4_addr_reg_7989;
reg   [6:0] Y_buf_0_5_addr_reg_7994;
reg   [6:0] Y_buf_0_6_addr_reg_7999;
reg   [6:0] Y_buf_1_0_addr_reg_8004;
reg   [6:0] Y_buf_1_1_addr_reg_8009;
reg   [6:0] Y_buf_1_2_addr_reg_8014;
reg   [6:0] Y_buf_1_3_addr_reg_8019;
reg   [6:0] Y_buf_1_4_addr_reg_8024;
reg   [6:0] Y_buf_1_5_addr_reg_8029;
reg   [6:0] Y_buf_1_6_addr_reg_8034;
reg   [6:0] Y_buf_2_0_addr_reg_8039;
reg   [6:0] Y_buf_2_1_addr_reg_8044;
reg   [6:0] Y_buf_2_2_addr_reg_8049;
reg   [6:0] Y_buf_2_3_addr_reg_8054;
reg   [6:0] Y_buf_2_4_addr_reg_8059;
reg   [6:0] Y_buf_2_5_addr_reg_8064;
reg   [6:0] Y_buf_2_6_addr_reg_8069;
reg   [6:0] Y_buf_3_0_addr_reg_8074;
reg   [6:0] Y_buf_3_1_addr_reg_8079;
reg   [6:0] Y_buf_3_2_addr_reg_8084;
reg   [6:0] Y_buf_3_3_addr_reg_8089;
reg   [6:0] Y_buf_3_4_addr_reg_8094;
reg   [6:0] Y_buf_3_5_addr_reg_8099;
reg   [6:0] Y_buf_3_6_addr_reg_8104;
wire   [2:0] select_ln51_2_fu_5315_p3;
reg   [2:0] select_ln51_2_reg_8109;
wire   [15:0] tmp_19_fu_5322_p9;
reg   [15:0] tmp_19_reg_8114;
wire   [15:0] tmp_20_fu_5341_p9;
reg   [15:0] tmp_20_reg_8119;
wire   [15:0] tmp_21_fu_5360_p9;
reg   [15:0] tmp_21_reg_8124;
wire   [15:0] tmp_22_fu_5379_p9;
reg   [15:0] tmp_22_reg_8129;
wire   [15:0] tmp_23_fu_5398_p9;
reg   [15:0] tmp_23_reg_8134;
wire   [15:0] tmp_24_fu_5417_p9;
reg   [15:0] tmp_24_reg_8139;
wire   [15:0] tmp_25_fu_5436_p9;
reg   [15:0] tmp_25_reg_8144;
wire   [15:0] r_V_1_fu_5455_p9;
reg  signed [15:0] r_V_1_reg_8149;
wire   [15:0] r_V_fu_5468_p9;
reg  signed [15:0] r_V_reg_8154;
wire   [15:0] lhs_1_fu_5560_p6;
reg   [15:0] lhs_1_reg_8159;
wire  signed [31:0] grp_fu_5724_p3;
reg  signed [31:0] ret_V_reg_8164;
wire   [28:0] trunc_ln1393_fu_5628_p1;
reg   [28:0] trunc_ln1393_reg_8170;
(* use_dsp48 = "no" *) wire   [31:0] sub_ln1466_fu_5631_p2;
reg   [31:0] sub_ln1466_reg_8175;
wire  signed [28:0] mul_ln1316_fu_5742_p2;
reg  signed [28:0] mul_ln1316_reg_8180;
reg   [15:0] trunc_ln864_2_reg_8188;
reg   [15:0] trunc_ln864_1_reg_8223;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter2_stage2;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] p_cast12_fu_3299_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln41_1_fu_3549_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] p_cast17_fu_3724_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
wire   [63:0] select_ln51_4_cast_fu_4615_p1;
wire   [63:0] select_ln51_53_cast_fu_4667_p1;
wire   [63:0] zext_ln1317_4_fu_4992_p1;
wire   [63:0] p_cast14_fu_5255_p1;
reg   [2:0] j_fu_420;
wire   [2:0] add_ln55_fu_4042_p2;
wire    ap_loop_init;
reg   [2:0] i_fu_424;
reg   [5:0] indvar_flatten_fu_428;
wire   [5:0] select_ln51_7_fu_4053_p3;
reg   [1:0] chan_fu_432;
reg   [7:0] indvar_flatten568_fu_436;
wire   [7:0] select_ln48_9_fu_4066_p3;
reg   [2:0] kernel_fu_440;
reg   [10:0] indvar_flatten1194_fu_444;
wire   [10:0] select_ln41_9_fu_3920_p3;
reg   [5:0] w_fu_448;
reg   [4:0] ow_fu_452;
reg   [14:0] indvar_flatten2012_fu_456;
wire   [14:0] select_ln38_13_fu_3933_p3;
reg   [5:0] h_fu_460;
reg   [4:0] oh_fu_464;
reg   [18:0] indvar_flatten2679_fu_468;
wire   [18:0] add_ln35_2_fu_3879_p2;
wire   [0:0] icmp_ln1466_1_fu_5642_p2;
wire   [0:0] icmp_ln1466_fu_5672_p2;
wire   [3:0] grp_fu_3265_p1;
wire   [3:0] tmp_11_fu_3275_p3;
wire   [3:0] kernel_cast2_fu_3271_p1;
wire   [3:0] empty_52_fu_3283_p2;
wire   [3:0] chan_cast_fu_3289_p1;
wire   [4:0] add_ln35_1_fu_3313_p2;
wire   [4:0] grp_fu_3333_p0;
wire   [3:0] grp_fu_3333_p1;
wire   [5:0] zext_ln51_fu_3369_p1;
wire   [5:0] grp_fu_3407_p0;
wire   [3:0] grp_fu_3407_p1;
wire   [0:0] icmp_ln55_fu_3413_p2;
wire   [0:0] icmp_ln51_fu_3424_p2;
wire   [0:0] icmp_ln48_fu_3435_p2;
wire   [5:0] grp_fu_3458_p0;
wire   [3:0] grp_fu_3458_p1;
wire   [0:0] xor_ln38_fu_3470_p2;
wire   [15:0] select_ln35_6_fu_3394_p3;
wire   [0:0] and_ln35_2_fu_3419_p2;
wire   [0:0] and_ln35_3_fu_3430_p2;
wire   [0:0] and_ln35_4_fu_3441_p2;
wire   [1:0] empty_68_fu_3510_p1;
wire   [3:0] tmp_51_fu_3535_p3;
wire   [3:0] add_ln41_cast8_fu_3531_p1;
wire   [1:0] select_ln38_5_fu_3464_p3;
wire   [0:0] and_ln38_2_fu_3486_p2;
wire   [0:0] and_ln38_3_fu_3492_p2;
wire   [0:0] xor_ln48_fu_3580_p2;
wire   [0:0] and_ln41_2_fu_3568_p2;
wire   [0:0] notlhs_fu_3598_p2;
wire   [0:0] notrhs913_fu_3608_p2;
wire   [0:0] and_ln35_fu_3603_p2;
wire   [0:0] and_ln35_1_fu_3613_p2;
wire   [5:0] grp_fu_3639_p0;
wire   [3:0] grp_fu_3639_p1;
wire   [1:0] empty_70_fu_3659_p1;
wire   [3:0] p_shl3_fu_3663_p3;
wire   [3:0] select_ln41_2_cast_fu_3655_p1;
wire   [0:0] and_ln38_fu_3623_p2;
wire   [3:0] select_ln38_6_fu_3628_p3;
wire   [0:0] and_ln38_1_fu_3634_p2;
wire   [0:0] or_ln48_fu_3698_p2;
wire   [3:0] empty_71_fu_3671_p2;
wire   [3:0] add_ln48_cast_fu_3714_p1;
wire   [3:0] empty_74_fu_3718_p2;
wire   [0:0] notlhs_mid1_fu_3735_p2;
wire   [0:0] and_ln41_fu_3677_p2;
wire   [3:0] select_ln41_3_fu_3682_p3;
wire   [0:0] and_ln41_1_fu_3688_p2;
wire   [2:0] select_ln48_fu_3707_p3;
wire   [0:0] or_ln51_fu_3766_p2;
wire   [0:0] or_ln51_1_fu_3770_p2;
wire   [0:0] or_ln51_2_fu_3775_p2;
wire   [0:0] notrhs_mid1_fu_3787_p2;
wire   [0:0] and_ln48_fu_3755_p2;
wire   [1:0] trunc_ln57_fu_3811_p1;
wire   [0:0] tmp_56_fu_3821_p3;
wire   [1:0] or_ln57_1_fu_3815_p2;
wire   [2:0] tmp1_fu_3829_p3;
wire   [2:0] or_ln57_fu_3837_p2;
wire   [0:0] select_ln48_2_fu_3741_p3;
wire   [0:0] icmp_ln59_fu_3849_p2;
wire   [0:0] and_ln59_1_fu_3855_p2;
wire   [0:0] select_ln51_1_fu_3793_p3;
wire   [5:0] j_cast_fu_3807_p1;
wire   [5:0] grp_fu_3873_p0;
wire   [3:0] grp_fu_3873_p1;
wire   [15:0] select_ln41_4_fu_3884_p3;
wire   [5:0] zext_ln51_1_fu_3900_p1;
wire   [5:0] grp_fu_3908_p0;
wire   [3:0] grp_fu_3908_p1;
wire   [10:0] add_ln41_1_fu_3914_p2;
wire   [14:0] add_ln38_2_fu_3927_p2;
wire   [5:0] empty_fu_3979_p2;
wire   [5:0] mul21_fu_3988_p0;
wire   [7:0] mul21_fu_3988_p1;
wire   [12:0] mul21_fu_3988_p2;
wire   [5:0] mul_fu_4007_p0;
wire   [7:0] mul_fu_4007_p1;
wire   [12:0] mul_fu_4007_p2;
wire   [5:0] mul142_fu_4026_p0;
wire   [7:0] mul142_fu_4026_p1;
wire   [12:0] mul142_fu_4026_p2;
wire   [5:0] add_ln51_1_fu_4047_p2;
wire   [7:0] add_ln48_1_fu_4060_p2;
wire   [5:0] mul24_fu_4091_p0;
wire   [7:0] mul24_fu_4091_p1;
wire   [12:0] mul24_fu_4091_p2;
wire   [5:0] p_mid11674_fu_4107_p2;
wire   [5:0] mul38_fu_4116_p0;
wire   [7:0] mul38_fu_4116_p1;
wire   [12:0] mul38_fu_4116_p2;
wire   [5:0] mul35_fu_4135_p0;
wire   [7:0] mul35_fu_4135_p1;
wire   [12:0] mul35_fu_4135_p2;
wire   [4:0] tmp_38_fu_4151_p3;
wire   [6:0] tmp_40_cast_fu_4158_p1;
wire   [6:0] tmp_41_cast_fu_4162_p1;
wire   [6:0] empty_55_fu_4165_p2;
wire   [4:0] empty_56_fu_4175_p1;
wire   [7:0] p_shl_fu_4179_p3;
wire   [7:0] p_cast4_fu_4171_p1;
wire   [3:0] select_ln35_8_fu_4193_p3;
wire   [5:0] mul41_fu_4205_p0;
wire   [7:0] mul41_fu_4205_p1;
wire   [12:0] mul41_fu_4205_p2;
wire   [6:0] tmp_52_fu_4230_p3;
wire   [7:0] tmp_50_fu_4237_p1;
wire   [7:0] p_mid4_cast7_fu_4227_p1;
wire   [5:0] p_mid4_fu_4221_p1;
wire   [5:0] zext_ln35_1_fu_4198_p1;
wire   [5:0] select_ln38_9_fu_4247_p3;
wire   [4:0] tmp_53_fu_4261_p3;
wire   [6:0] tmp_53_cast_fu_4268_p1;
wire   [6:0] p_mid4_cast9_fu_4224_p1;
wire   [6:0] empty_75_fu_4272_p2;
wire   [4:0] empty_76_fu_4282_p1;
wire   [7:0] p_shl4_fu_4286_p3;
wire   [7:0] p_cast10_fu_4278_p1;
wire   [5:0] select_ln41_6_fu_4254_p3;
wire   [5:0] mul29_fu_4310_p0;
wire   [7:0] mul29_fu_4310_p1;
wire   [12:0] mul29_fu_4310_p2;
wire   [7:0] tmp_28_cast_fu_4329_p1;
wire   [7:0] zext_ln41_fu_4335_p1;
wire   [5:0] tmp_28_fu_4326_p1;
wire   [5:0] tmp_37_fu_4332_p1;
wire   [6:0] tmp_44_fu_4365_p3;
wire   [7:0] tmp_48_fu_4372_p1;
wire   [7:0] p_mid_cast6_fu_4362_p1;
wire   [7:0] empty_63_fu_4376_p2;
wire   [7:0] empty_58_fu_4338_p2;
wire   [7:0] empty_59_fu_4343_p2;
wire   [5:0] p_mid2_fu_4396_p1;
wire   [5:0] select_ln35_4_fu_4348_p3;
wire   [5:0] select_ln38_3_fu_4402_p3;
wire   [5:0] p_mid3_fu_4413_p1;
wire   [5:0] select_ln35_5_fu_4355_p3;
wire   [5:0] select_ln38_4_fu_4419_p3;
wire   [7:0] zext_ln38_fu_4399_p1;
wire   [7:0] zext_ln38_1_fu_4416_p1;
wire   [7:0] empty_66_fu_4430_p2;
wire   [7:0] select_ln35_9_fu_4382_p3;
wire   [7:0] empty_67_fu_4435_p2;
wire   [7:0] select_ln35_10_fu_4389_p3;
wire   [7:0] select_ln38_4_cast_fu_4409_p1;
wire   [7:0] zext_ln38_2_fu_4426_p1;
wire   [7:0] empty_72_fu_4454_p2;
wire   [7:0] select_ln38_10_fu_4440_p3;
wire   [7:0] empty_73_fu_4459_p2;
wire   [7:0] select_ln38_11_fu_4447_p3;
wire   [4:0] tmp_54_fu_4478_p3;
wire   [7:0] empty_78_fu_4489_p2;
wire   [7:0] select_ln41_7_fu_4464_p3;
wire   [7:0] empty_79_fu_4494_p2;
wire   [7:0] select_ln41_8_fu_4471_p3;
wire   [6:0] tmp_54_cast_fu_4485_p1;
wire   [6:0] p_mid5_cast_fu_4516_p1;
wire   [6:0] empty_80_fu_4519_p2;
wire   [4:0] empty_81_fu_4529_p1;
wire   [7:0] p_shl5_fu_4533_p3;
wire   [7:0] p_cast11_fu_4525_p1;
wire   [7:0] empty_82_fu_4541_p2;
wire   [5:0] p_mid5_fu_4513_p1;
wire   [5:0] select_ln51_3_fu_4559_p3;
wire   [6:0] zext_ln1317_fu_4565_p1;
wire   [6:0] add_ln1317_fu_4569_p2;
wire   [4:0] trunc_ln1317_fu_4579_p1;
wire   [7:0] p_shl6_fu_4583_p3;
wire   [7:0] zext_ln1317_1_fu_4575_p1;
wire   [7:0] empty_83_fu_4547_p2;
wire   [7:0] select_ln48_7_fu_4499_p3;
wire   [7:0] empty_84_fu_4553_p2;
wire   [7:0] select_ln48_8_fu_4506_p3;
wire   [2:0] grp_fu_3265_p2;
wire   [2:0] grp_fu_3458_p2;
wire   [2:0] trunc_ln38_fu_4729_p1;
wire   [2:0] select_ln35_3_fu_4723_p3;
wire   [5:0] mul_ln1317_fu_4743_p0;
wire   [7:0] mul_ln1317_fu_4743_p1;
wire   [12:0] mul_ln1317_fu_4743_p2;
wire   [3:0] tmp_57_fu_4749_p4;
wire   [7:0] zext_ln1317_3_fu_4759_p1;
wire   [2:0] select_ln38_2_fu_4733_p3;
wire   [4:0] mul_ln35_fu_4963_p0;
wire   [6:0] mul_ln35_fu_4963_p1;
wire   [10:0] mul_ln35_fu_4963_p2;
wire   [4:0] select_ln35_fu_4953_p3;
wire   [4:0] add_ln38_1_fu_4979_p2;
wire   [15:0] tmp_26_fu_5044_p9;
wire   [15:0] tmp_27_fu_5063_p9;
wire   [15:0] tmp_29_fu_5082_p9;
wire   [15:0] tmp_30_fu_5101_p9;
wire   [15:0] tmp_31_fu_5120_p9;
wire   [15:0] tmp_32_fu_5139_p9;
wire   [15:0] tmp_33_fu_5158_p9;
wire   [4:0] tmp_42_fu_5226_p3;
wire   [6:0] tmp_41_fu_5219_p3;
wire   [6:0] tmp_46_fu_5233_p1;
wire   [6:0] empty_61_fu_5237_p2;
wire   [6:0] select_ln38_2_cast_fu_5246_p1;
wire   [6:0] empty_64_fu_5249_p2;
wire   [2:0] trunc_ln38_1_fu_5287_p1;
wire   [2:0] empty_62_fu_5243_p1;
wire   [2:0] select_ln38_8_fu_5290_p3;
wire   [2:0] select_ln41_5_fu_5297_p3;
wire   [2:0] grp_fu_3908_p2;
wire   [2:0] trunc_ln51_fu_5311_p1;
wire   [2:0] select_ln48_5_fu_5304_p3;
wire   [15:0] tmp_3_fu_5484_p9;
wire   [15:0] tmp_4_fu_5503_p9;
wire   [15:0] tmp_1_fu_5522_p9;
wire   [15:0] tmp_10_fu_5541_p9;
wire  signed [15:0] r_V_3_fu_5573_p9;
wire  signed [28:0] lhs_3_fu_5592_p3;
wire   [15:0] rhs_fu_5607_p6;
wire  signed [28:0] rhs_1_fu_5616_p3;
wire  signed [31:0] grp_fu_5732_p3;
wire  signed [28:0] lhs_2_fu_5656_p3;
wire  signed [31:0] sext_ln1393_1_fu_5663_p1;
wire   [28:0] add_ln1393_fu_5667_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage0;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [12:0] mul142_fu_4026_p00;
wire   [12:0] mul21_fu_3988_p00;
wire   [12:0] mul24_fu_4091_p00;
wire   [12:0] mul29_fu_4310_p00;
wire   [12:0] mul35_fu_4135_p00;
wire   [12:0] mul38_fu_4116_p00;
wire   [12:0] mul41_fu_4205_p00;
wire   [12:0] mul_fu_4007_p00;
wire   [12:0] mul_ln1317_fu_4743_p00;
wire   [10:0] mul_ln35_fu_4963_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_urem_6ns_4ns_3_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_6ns_4ns_3_10_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_fu_448),
    .din1(grp_fu_3265_p1),
    .ce(1'b1),
    .dout(grp_fu_3265_p2)
);

tiled_conv_urem_5ns_4ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
urem_5ns_4ns_5_9_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3333_p0),
    .din1(grp_fu_3333_p1),
    .ce(1'b1),
    .dout(grp_fu_3333_p2)
);

tiled_conv_urem_6ns_4ns_3_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_6ns_4ns_3_10_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3407_p0),
    .din1(grp_fu_3407_p1),
    .ce(1'b1),
    .dout(grp_fu_3407_p2)
);

tiled_conv_urem_6ns_4ns_3_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_6ns_4ns_3_10_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3458_p0),
    .din1(grp_fu_3458_p1),
    .ce(1'b1),
    .dout(grp_fu_3458_p2)
);

tiled_conv_urem_6ns_4ns_3_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_6ns_4ns_3_10_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3639_p0),
    .din1(grp_fu_3639_p1),
    .ce(1'b1),
    .dout(grp_fu_3639_p2)
);

tiled_conv_urem_6ns_4ns_6_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
urem_6ns_4ns_6_10_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3873_p0),
    .din1(grp_fu_3873_p1),
    .ce(1'b1),
    .dout(grp_fu_3873_p2)
);

tiled_conv_urem_6ns_4ns_3_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_6ns_4ns_3_10_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3908_p0),
    .din1(grp_fu_3908_p1),
    .ce(1'b1),
    .dout(grp_fu_3908_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U133(
    .din0(mul21_fu_3988_p0),
    .din1(mul21_fu_3988_p1),
    .dout(mul21_fu_3988_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U134(
    .din0(mul_fu_4007_p0),
    .din1(mul_fu_4007_p1),
    .dout(mul_fu_4007_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U135(
    .din0(mul142_fu_4026_p0),
    .din1(mul142_fu_4026_p1),
    .dout(mul142_fu_4026_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U136(
    .din0(mul24_fu_4091_p0),
    .din1(mul24_fu_4091_p1),
    .dout(mul24_fu_4091_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U137(
    .din0(mul38_fu_4116_p0),
    .din1(mul38_fu_4116_p1),
    .dout(mul38_fu_4116_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U138(
    .din0(mul35_fu_4135_p0),
    .din1(mul35_fu_4135_p1),
    .dout(mul35_fu_4135_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U139(
    .din0(mul41_fu_4205_p0),
    .din1(mul41_fu_4205_p1),
    .dout(mul41_fu_4205_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U140(
    .din0(mul29_fu_4310_p0),
    .din1(mul29_fu_4310_p1),
    .dout(mul29_fu_4310_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U141(
    .din0(mul_ln1317_fu_4743_p0),
    .din1(mul_ln1317_fu_4743_p1),
    .dout(mul_ln1317_fu_4743_p2)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U142(
    .din0(X_buf_0_6_load_1_reg_7152),
    .din1(X_buf_0_0_load_1_reg_7122),
    .din2(X_buf_0_1_load_1_reg_7127),
    .din3(X_buf_0_2_load_1_reg_7132),
    .din4(X_buf_0_3_load_1_reg_7137),
    .din5(X_buf_0_4_load_1_reg_7142),
    .din6(X_buf_0_5_load_1_reg_7147),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_12_fu_4768_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U143(
    .din0(X_buf_1_6_load_1_reg_7187),
    .din1(X_buf_1_0_load_1_reg_7157),
    .din2(X_buf_1_1_load_1_reg_7162),
    .din3(X_buf_1_2_load_1_reg_7167),
    .din4(X_buf_1_3_load_1_reg_7172),
    .din5(X_buf_1_4_load_1_reg_7177),
    .din6(X_buf_1_5_load_1_reg_7182),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_13_fu_4781_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U144(
    .din0(X_buf_2_6_load_1_reg_7222),
    .din1(X_buf_2_0_load_1_reg_7192),
    .din2(X_buf_2_1_load_1_reg_7197),
    .din3(X_buf_2_2_load_1_reg_7202),
    .din4(X_buf_2_3_load_1_reg_7207),
    .din5(X_buf_2_4_load_1_reg_7212),
    .din6(X_buf_2_5_load_1_reg_7217),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_14_fu_4794_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U145(
    .din0(X_buf_3_6_load_1_reg_7257),
    .din1(X_buf_3_0_load_1_reg_7227),
    .din2(X_buf_3_1_load_1_reg_7232),
    .din3(X_buf_3_2_load_1_reg_7237),
    .din4(X_buf_3_3_load_1_reg_7242),
    .din5(X_buf_3_4_load_1_reg_7247),
    .din6(X_buf_3_5_load_1_reg_7252),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_15_fu_4807_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U146(
    .din0(X_buf_4_6_load_1_reg_7292),
    .din1(X_buf_4_0_load_1_reg_7262),
    .din2(X_buf_4_1_load_1_reg_7267),
    .din3(X_buf_4_2_load_1_reg_7272),
    .din4(X_buf_4_3_load_1_reg_7277),
    .din5(X_buf_4_4_load_1_reg_7282),
    .din6(X_buf_4_5_load_1_reg_7287),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_16_fu_4820_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U147(
    .din0(X_buf_5_6_load_1_reg_7327),
    .din1(X_buf_5_0_load_1_reg_7297),
    .din2(X_buf_5_1_load_1_reg_7302),
    .din3(X_buf_5_2_load_1_reg_7307),
    .din4(X_buf_5_3_load_1_reg_7312),
    .din5(X_buf_5_4_load_1_reg_7317),
    .din6(X_buf_5_5_load_1_reg_7322),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_17_fu_4833_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U148(
    .din0(X_buf_6_6_load_1_reg_7362),
    .din1(X_buf_6_0_load_1_reg_7332),
    .din2(X_buf_6_1_load_1_reg_7337),
    .din3(X_buf_6_2_load_1_reg_7342),
    .din4(X_buf_6_3_load_1_reg_7347),
    .din5(X_buf_6_4_load_1_reg_7352),
    .din6(X_buf_6_5_load_1_reg_7357),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_18_fu_4846_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U149(
    .din0(X_buf_0_0_load_reg_6877),
    .din1(X_buf_0_1_load_reg_6882),
    .din2(X_buf_0_2_load_reg_6887),
    .din3(X_buf_0_3_load_reg_6892),
    .din4(X_buf_0_4_load_reg_6897),
    .din5(X_buf_0_5_load_reg_6902),
    .din6(X_buf_0_6_load_reg_6907),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_fu_4859_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U150(
    .din0(X_buf_1_0_load_reg_6912),
    .din1(X_buf_1_1_load_reg_6917),
    .din2(X_buf_1_2_load_reg_6922),
    .din3(X_buf_1_3_load_reg_6927),
    .din4(X_buf_1_4_load_reg_6932),
    .din5(X_buf_1_5_load_reg_6937),
    .din6(X_buf_1_6_load_reg_6942),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_5_fu_4872_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U151(
    .din0(X_buf_2_0_load_reg_6947),
    .din1(X_buf_2_1_load_reg_6952),
    .din2(X_buf_2_2_load_reg_6957),
    .din3(X_buf_2_3_load_reg_6962),
    .din4(X_buf_2_4_load_reg_6967),
    .din5(X_buf_2_5_load_reg_6972),
    .din6(X_buf_2_6_load_reg_6977),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_6_fu_4885_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U152(
    .din0(X_buf_3_0_load_reg_6982),
    .din1(X_buf_3_1_load_reg_6987),
    .din2(X_buf_3_2_load_reg_6992),
    .din3(X_buf_3_3_load_reg_6997),
    .din4(X_buf_3_4_load_reg_7002),
    .din5(X_buf_3_5_load_reg_7007),
    .din6(X_buf_3_6_load_reg_7012),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_7_fu_4898_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U153(
    .din0(X_buf_4_0_load_reg_7017),
    .din1(X_buf_4_1_load_reg_7022),
    .din2(X_buf_4_2_load_reg_7027),
    .din3(X_buf_4_3_load_reg_7032),
    .din4(X_buf_4_4_load_reg_7037),
    .din5(X_buf_4_5_load_reg_7042),
    .din6(X_buf_4_6_load_reg_7047),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_8_fu_4911_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U154(
    .din0(X_buf_5_0_load_reg_7052),
    .din1(X_buf_5_1_load_reg_7057),
    .din2(X_buf_5_2_load_reg_7062),
    .din3(X_buf_5_3_load_reg_7067),
    .din4(X_buf_5_4_load_reg_7072),
    .din5(X_buf_5_5_load_reg_7077),
    .din6(X_buf_5_6_load_reg_7082),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_9_fu_4924_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U155(
    .din0(X_buf_6_0_load_reg_7087),
    .din1(X_buf_6_1_load_reg_7092),
    .din2(X_buf_6_2_load_reg_7097),
    .din3(X_buf_6_3_load_reg_7102),
    .din4(X_buf_6_4_load_reg_7107),
    .din5(X_buf_6_5_load_reg_7112),
    .din6(X_buf_6_6_load_reg_7117),
    .din7(select_ln38_2_fu_4733_p3),
    .dout(tmp_s_fu_4937_p9)
);

tiled_conv_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U156(
    .din0(mul_ln35_fu_4963_p0),
    .din1(mul_ln35_fu_4963_p1),
    .dout(mul_ln35_fu_4963_p2)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U157(
    .din0(W_buf_0_0_q0),
    .din1(W_buf_0_1_q0),
    .din2(W_buf_0_2_q0),
    .din3(W_buf_0_3_q0),
    .din4(W_buf_0_4_q0),
    .din5(W_buf_0_5_q0),
    .din6(W_buf_0_6_q0),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_26_fu_5044_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U158(
    .din0(W_buf_1_0_q0),
    .din1(W_buf_1_1_q0),
    .din2(W_buf_1_2_q0),
    .din3(W_buf_1_3_q0),
    .din4(W_buf_1_4_q0),
    .din5(W_buf_1_5_q0),
    .din6(W_buf_1_6_q0),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_27_fu_5063_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U159(
    .din0(W_buf_2_0_q0),
    .din1(W_buf_2_1_q0),
    .din2(W_buf_2_2_q0),
    .din3(W_buf_2_3_q0),
    .din4(W_buf_2_4_q0),
    .din5(W_buf_2_5_q0),
    .din6(W_buf_2_6_q0),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_29_fu_5082_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U160(
    .din0(W_buf_3_0_q0),
    .din1(W_buf_3_1_q0),
    .din2(W_buf_3_2_q0),
    .din3(W_buf_3_3_q0),
    .din4(W_buf_3_4_q0),
    .din5(W_buf_3_5_q0),
    .din6(W_buf_3_6_q0),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_30_fu_5101_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U161(
    .din0(W_buf_4_0_q0),
    .din1(W_buf_4_1_q0),
    .din2(W_buf_4_2_q0),
    .din3(W_buf_4_3_q0),
    .din4(W_buf_4_4_q0),
    .din5(W_buf_4_5_q0),
    .din6(W_buf_4_6_q0),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_31_fu_5120_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U162(
    .din0(W_buf_5_0_q0),
    .din1(W_buf_5_1_q0),
    .din2(W_buf_5_2_q0),
    .din3(W_buf_5_3_q0),
    .din4(W_buf_5_4_q0),
    .din5(W_buf_5_5_q0),
    .din6(W_buf_5_6_q0),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_32_fu_5139_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U163(
    .din0(W_buf_6_0_q0),
    .din1(W_buf_6_1_q0),
    .din2(W_buf_6_2_q0),
    .din3(W_buf_6_3_q0),
    .din4(W_buf_6_4_q0),
    .din5(W_buf_6_5_q0),
    .din6(W_buf_6_6_load_3_reg_6293_pp0_iter2_reg),
    .din7(select_ln51_reg_6173_pp0_iter2_reg),
    .dout(tmp_33_fu_5158_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U164(
    .din0(tmp_26_fu_5044_p9),
    .din1(tmp_27_fu_5063_p9),
    .din2(tmp_29_fu_5082_p9),
    .din3(tmp_30_fu_5101_p9),
    .din4(tmp_31_fu_5120_p9),
    .din5(tmp_32_fu_5139_p9),
    .din6(tmp_33_fu_5158_p9),
    .din7(select_ln51_6_reg_6185_pp0_iter2_reg),
    .dout(tmp_34_fu_5176_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U165(
    .din0(W_buf_0_0_q0),
    .din1(W_buf_1_0_q0),
    .din2(W_buf_2_0_q0),
    .din3(W_buf_3_0_q0),
    .din4(W_buf_4_0_q0),
    .din5(W_buf_5_0_q0),
    .din6(W_buf_6_0_q0),
    .din7(select_ln51_6_reg_6185_pp0_iter2_reg),
    .dout(tmp_2_fu_5195_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U166(
    .din0(X_buf_0_0_q0),
    .din1(X_buf_0_1_q0),
    .din2(X_buf_0_2_q0),
    .din3(X_buf_0_3_q0),
    .din4(X_buf_0_4_q0),
    .din5(X_buf_0_5_q0),
    .din6(X_buf_0_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_19_fu_5322_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U167(
    .din0(X_buf_1_0_q0),
    .din1(X_buf_1_1_q0),
    .din2(X_buf_1_2_q0),
    .din3(X_buf_1_3_q0),
    .din4(X_buf_1_4_q0),
    .din5(X_buf_1_5_q0),
    .din6(X_buf_1_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_20_fu_5341_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U168(
    .din0(X_buf_2_0_q0),
    .din1(X_buf_2_1_q0),
    .din2(X_buf_2_2_q0),
    .din3(X_buf_2_3_q0),
    .din4(X_buf_2_4_q0),
    .din5(X_buf_2_5_q0),
    .din6(X_buf_2_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_21_fu_5360_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U169(
    .din0(X_buf_3_0_q0),
    .din1(X_buf_3_1_q0),
    .din2(X_buf_3_2_q0),
    .din3(X_buf_3_3_q0),
    .din4(X_buf_3_4_q0),
    .din5(X_buf_3_5_q0),
    .din6(X_buf_3_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_22_fu_5379_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U170(
    .din0(X_buf_4_0_q0),
    .din1(X_buf_4_1_q0),
    .din2(X_buf_4_2_q0),
    .din3(X_buf_4_3_q0),
    .din4(X_buf_4_4_q0),
    .din5(X_buf_4_5_q0),
    .din6(X_buf_4_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_23_fu_5398_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U171(
    .din0(X_buf_5_0_q0),
    .din1(X_buf_5_1_q0),
    .din2(X_buf_5_2_q0),
    .din3(X_buf_5_3_q0),
    .din4(X_buf_5_4_q0),
    .din5(X_buf_5_5_q0),
    .din6(X_buf_5_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_24_fu_5417_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U172(
    .din0(X_buf_6_0_q0),
    .din1(X_buf_6_1_q0),
    .din2(X_buf_6_2_q0),
    .din3(X_buf_6_3_q0),
    .din4(X_buf_6_4_q0),
    .din5(X_buf_6_5_q0),
    .din6(X_buf_6_6_q0),
    .din7(urem_ln1317_reg_7703),
    .dout(tmp_25_fu_5436_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U173(
    .din0(tmp_12_reg_7617),
    .din1(tmp_13_reg_7622),
    .din2(tmp_14_reg_7627),
    .din3(tmp_15_reg_7632),
    .din4(tmp_16_reg_7637),
    .din5(tmp_17_reg_7642),
    .din6(tmp_18_reg_7647),
    .din7(select_ln51_2_fu_5315_p3),
    .dout(r_V_1_fu_5455_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U174(
    .din0(tmp_reg_7652),
    .din1(tmp_5_reg_7657),
    .din2(tmp_6_reg_7662),
    .din3(tmp_7_reg_7667),
    .din4(tmp_8_reg_7672),
    .din5(tmp_9_reg_7677),
    .din6(tmp_s_reg_7682),
    .din7(select_ln51_2_fu_5315_p3),
    .dout(r_V_fu_5468_p9)
);

tiled_conv_mux_75_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mux_75_16_1_1_U175(
    .din0(Y_buf_0_0_q0),
    .din1(Y_buf_0_1_q0),
    .din2(Y_buf_0_2_q0),
    .din3(Y_buf_0_3_q0),
    .din4(Y_buf_0_4_q0),
    .din5(Y_buf_0_5_q0),
    .din6(Y_buf_0_6_q0),
    .din7(urem_ln35_reg_6370_pp0_iter3_reg),
    .dout(tmp_3_fu_5484_p9)
);

tiled_conv_mux_75_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mux_75_16_1_1_U176(
    .din0(Y_buf_1_0_q0),
    .din1(Y_buf_1_1_q0),
    .din2(Y_buf_1_2_q0),
    .din3(Y_buf_1_3_q0),
    .din4(Y_buf_1_4_q0),
    .din5(Y_buf_1_5_q0),
    .din6(Y_buf_1_6_q0),
    .din7(urem_ln35_reg_6370_pp0_iter3_reg),
    .dout(tmp_4_fu_5503_p9)
);

tiled_conv_mux_75_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mux_75_16_1_1_U177(
    .din0(Y_buf_2_0_q0),
    .din1(Y_buf_2_1_q0),
    .din2(Y_buf_2_2_q0),
    .din3(Y_buf_2_3_q0),
    .din4(Y_buf_2_4_q0),
    .din5(Y_buf_2_5_q0),
    .din6(Y_buf_2_6_q0),
    .din7(urem_ln35_reg_6370_pp0_iter3_reg),
    .dout(tmp_1_fu_5522_p9)
);

tiled_conv_mux_75_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mux_75_16_1_1_U178(
    .din0(Y_buf_3_0_q0),
    .din1(Y_buf_3_1_q0),
    .din2(Y_buf_3_2_q0),
    .din3(Y_buf_3_3_q0),
    .din4(Y_buf_3_4_q0),
    .din5(Y_buf_3_5_q0),
    .din6(Y_buf_3_6_q0),
    .din7(urem_ln35_reg_6370_pp0_iter3_reg),
    .dout(tmp_10_fu_5541_p9)
);

tiled_conv_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U179(
    .din0(tmp_3_fu_5484_p9),
    .din1(tmp_4_fu_5503_p9),
    .din2(tmp_1_fu_5522_p9),
    .din3(tmp_10_fu_5541_p9),
    .din4(select_ln41_1_reg_6130_pp0_iter2_reg),
    .dout(lhs_1_fu_5560_p6)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U180(
    .din0(tmp_19_reg_8114),
    .din1(tmp_20_reg_8119),
    .din2(tmp_21_reg_8124),
    .din3(tmp_22_reg_8129),
    .din4(tmp_23_reg_8134),
    .din5(tmp_24_reg_8139),
    .din6(tmp_25_reg_8144),
    .din7(select_ln51_2_reg_8109),
    .dout(r_V_3_fu_5573_p9)
);

tiled_conv_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U181(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(select_ln41_1_reg_6130_pp0_iter2_reg),
    .dout(rhs_fu_5607_p6)
);

tiled_conv_mac_muladd_16s_16s_29s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_29s_32_1_1_U182(
    .din0(tmp_34_reg_7959),
    .din1(r_V_3_fu_5573_p9),
    .din2(lhs_3_fu_5592_p3),
    .dout(grp_fu_5724_p3)
);

tiled_conv_mac_muladd_16s_16s_29s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_29s_32_1_1_U183(
    .din0(select_ln48_4_reg_6263_pp0_iter3_reg),
    .din1(r_V_1_reg_8149),
    .din2(rhs_1_fu_5616_p3),
    .dout(grp_fu_5732_p3)
);

tiled_conv_mul_mul_16s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_16s_29_1_1_U184(
    .din0(tmp_2_reg_7964),
    .din1(r_V_reg_8154),
    .dout(mul_ln1316_fu_5742_p2)
);

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage2)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            chan_fu_432 <= 2'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            chan_fu_432 <= select_ln48_1_reg_6157;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            h_fu_460 <= 6'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            h_fu_460 <= select_ln35_11_reg_6117;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_424 <= 3'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_424 <= select_ln51_6_reg_6185;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten1194_fu_444 <= 11'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten1194_fu_444 <= select_ln41_9_fu_3920_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten2012_fu_456 <= 15'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten2012_fu_456 <= select_ln38_13_fu_3933_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten2679_fu_468 <= 19'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten2679_fu_468 <= add_ln35_2_fu_3879_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten568_fu_436 <= 8'd0;
    end else if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten568_fu_436 <= select_ln48_9_fu_4066_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_428 <= 6'd0;
    end else if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_428 <= select_ln51_7_fu_4053_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_420 <= 3'd0;
    end else if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_420 <= add_ln55_fu_4042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_fu_440 <= 3'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            kernel_fu_440 <= select_ln41_1_reg_6130;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            oh_fu_464 <= 5'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            oh_fu_464 <= select_ln35_2_reg_5928;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ow_fu_452 <= 5'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
            ow_fu_452 <= select_ln38_1_fu_4985_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w_fu_448 <= 6'd0;
        end else if (((icmp_ln35_reg_5905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            w_fu_448 <= select_ln38_12_reg_6125;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_6_load_1_reg_6137 <= W_buf_6_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_buf_6_6_load_3_reg_6293 <= W_buf_6_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_buf_6_6_load_3_reg_6293_pp0_iter2_reg <= W_buf_6_6_load_3_reg_6293;
        Y_buf_0_0_addr_reg_7969 <= p_cast14_fu_5255_p1;
        Y_buf_0_1_addr_reg_7974 <= p_cast14_fu_5255_p1;
        Y_buf_0_2_addr_reg_7979 <= p_cast14_fu_5255_p1;
        Y_buf_0_3_addr_reg_7984 <= p_cast14_fu_5255_p1;
        Y_buf_0_4_addr_reg_7989 <= p_cast14_fu_5255_p1;
        Y_buf_0_5_addr_reg_7994 <= p_cast14_fu_5255_p1;
        Y_buf_0_6_addr_reg_7999 <= p_cast14_fu_5255_p1;
        Y_buf_1_0_addr_reg_8004 <= p_cast14_fu_5255_p1;
        Y_buf_1_1_addr_reg_8009 <= p_cast14_fu_5255_p1;
        Y_buf_1_2_addr_reg_8014 <= p_cast14_fu_5255_p1;
        Y_buf_1_3_addr_reg_8019 <= p_cast14_fu_5255_p1;
        Y_buf_1_4_addr_reg_8024 <= p_cast14_fu_5255_p1;
        Y_buf_1_5_addr_reg_8029 <= p_cast14_fu_5255_p1;
        Y_buf_1_6_addr_reg_8034 <= p_cast14_fu_5255_p1;
        Y_buf_2_0_addr_reg_8039 <= p_cast14_fu_5255_p1;
        Y_buf_2_1_addr_reg_8044 <= p_cast14_fu_5255_p1;
        Y_buf_2_2_addr_reg_8049 <= p_cast14_fu_5255_p1;
        Y_buf_2_3_addr_reg_8054 <= p_cast14_fu_5255_p1;
        Y_buf_2_4_addr_reg_8059 <= p_cast14_fu_5255_p1;
        Y_buf_2_5_addr_reg_8064 <= p_cast14_fu_5255_p1;
        Y_buf_2_6_addr_reg_8069 <= p_cast14_fu_5255_p1;
        Y_buf_3_0_addr_reg_8074 <= p_cast14_fu_5255_p1;
        Y_buf_3_1_addr_reg_8079 <= p_cast14_fu_5255_p1;
        Y_buf_3_2_addr_reg_8084 <= p_cast14_fu_5255_p1;
        Y_buf_3_3_addr_reg_8089 <= p_cast14_fu_5255_p1;
        Y_buf_3_4_addr_reg_8094 <= p_cast14_fu_5255_p1;
        Y_buf_3_5_addr_reg_8099 <= p_cast14_fu_5255_p1;
        Y_buf_3_6_addr_reg_8104 <= p_cast14_fu_5255_p1;
        and_ln35_5_reg_5949_pp0_iter1_reg <= and_ln35_5_reg_5949;
        and_ln35_5_reg_5949_pp0_iter2_reg <= and_ln35_5_reg_5949_pp0_iter1_reg;
        chan_1_reg_5865 <= chan_fu_432;
        chan_1_reg_5865_pp0_iter1_reg <= chan_1_reg_5865;
        empty_53_reg_5895 <= empty_53_fu_3293_p2;
        icmp_ln35_reg_5905 <= icmp_ln35_fu_3304_p2;
        icmp_ln35_reg_5905_pp0_iter1_reg <= icmp_ln35_reg_5905;
        icmp_ln35_reg_5905_pp0_iter2_reg <= icmp_ln35_reg_5905_pp0_iter1_reg;
        icmp_ln38_reg_5909_pp0_iter1_reg <= icmp_ln38_reg_5909;
        icmp_ln38_reg_5909_pp0_iter2_reg <= icmp_ln38_reg_5909_pp0_iter1_reg;
        indvar_flatten2679_load_reg_5885 <= indvar_flatten2679_fu_468;
        kernel_1_reg_5872 <= kernel_fu_440;
        select_ln35_2_reg_5928_pp0_iter1_reg <= select_ln35_2_reg_5928;
        select_ln35_2_reg_5928_pp0_iter2_reg <= select_ln35_2_reg_5928_pp0_iter1_reg;
        select_ln51_2_reg_8109 <= select_ln51_2_fu_5315_p3;
        tmp_36_reg_6274 <= {{mul21_fu_3988_p2[12:9]}};
        tmp_39_reg_6280 <= {{mul_fu_4007_p2[12:9]}};
        trunc_ln35_1_reg_6378_pp0_iter3_reg <= trunc_ln35_1_reg_6378;
        trunc_ln35_reg_5890 <= trunc_ln35_fu_3261_p1;
        urem_ln35_reg_6370_pp0_iter3_reg <= urem_ln35_reg_6370;
        w_1_reg_5877 <= w_fu_448;
        w_1_reg_5877_pp0_iter1_reg <= w_1_reg_5877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        X_buf_0_0_load_1_reg_7122 <= X_buf_0_0_q0;
        X_buf_0_0_load_reg_6877 <= X_buf_0_0_q1;
        X_buf_0_1_load_1_reg_7127 <= X_buf_0_1_q0;
        X_buf_0_1_load_reg_6882 <= X_buf_0_1_q1;
        X_buf_0_2_load_1_reg_7132 <= X_buf_0_2_q0;
        X_buf_0_2_load_reg_6887 <= X_buf_0_2_q1;
        X_buf_0_3_load_1_reg_7137 <= X_buf_0_3_q0;
        X_buf_0_3_load_reg_6892 <= X_buf_0_3_q1;
        X_buf_0_4_load_1_reg_7142 <= X_buf_0_4_q0;
        X_buf_0_4_load_reg_6897 <= X_buf_0_4_q1;
        X_buf_0_5_load_1_reg_7147 <= X_buf_0_5_q0;
        X_buf_0_5_load_reg_6902 <= X_buf_0_5_q1;
        X_buf_0_6_load_1_reg_7152 <= X_buf_0_6_q0;
        X_buf_0_6_load_reg_6907 <= X_buf_0_6_q1;
        X_buf_1_0_load_1_reg_7157 <= X_buf_1_0_q0;
        X_buf_1_0_load_reg_6912 <= X_buf_1_0_q1;
        X_buf_1_1_load_1_reg_7162 <= X_buf_1_1_q0;
        X_buf_1_1_load_reg_6917 <= X_buf_1_1_q1;
        X_buf_1_2_load_1_reg_7167 <= X_buf_1_2_q0;
        X_buf_1_2_load_reg_6922 <= X_buf_1_2_q1;
        X_buf_1_3_load_1_reg_7172 <= X_buf_1_3_q0;
        X_buf_1_3_load_reg_6927 <= X_buf_1_3_q1;
        X_buf_1_4_load_1_reg_7177 <= X_buf_1_4_q0;
        X_buf_1_4_load_reg_6932 <= X_buf_1_4_q1;
        X_buf_1_5_load_1_reg_7182 <= X_buf_1_5_q0;
        X_buf_1_5_load_reg_6937 <= X_buf_1_5_q1;
        X_buf_1_6_load_1_reg_7187 <= X_buf_1_6_q0;
        X_buf_1_6_load_reg_6942 <= X_buf_1_6_q1;
        X_buf_2_0_load_1_reg_7192 <= X_buf_2_0_q0;
        X_buf_2_0_load_reg_6947 <= X_buf_2_0_q1;
        X_buf_2_1_load_1_reg_7197 <= X_buf_2_1_q0;
        X_buf_2_1_load_reg_6952 <= X_buf_2_1_q1;
        X_buf_2_2_load_1_reg_7202 <= X_buf_2_2_q0;
        X_buf_2_2_load_reg_6957 <= X_buf_2_2_q1;
        X_buf_2_3_load_1_reg_7207 <= X_buf_2_3_q0;
        X_buf_2_3_load_reg_6962 <= X_buf_2_3_q1;
        X_buf_2_4_load_1_reg_7212 <= X_buf_2_4_q0;
        X_buf_2_4_load_reg_6967 <= X_buf_2_4_q1;
        X_buf_2_5_load_1_reg_7217 <= X_buf_2_5_q0;
        X_buf_2_5_load_reg_6972 <= X_buf_2_5_q1;
        X_buf_2_6_load_1_reg_7222 <= X_buf_2_6_q0;
        X_buf_2_6_load_reg_6977 <= X_buf_2_6_q1;
        X_buf_3_0_load_1_reg_7227 <= X_buf_3_0_q0;
        X_buf_3_0_load_reg_6982 <= X_buf_3_0_q1;
        X_buf_3_1_load_1_reg_7232 <= X_buf_3_1_q0;
        X_buf_3_1_load_reg_6987 <= X_buf_3_1_q1;
        X_buf_3_2_load_1_reg_7237 <= X_buf_3_2_q0;
        X_buf_3_2_load_reg_6992 <= X_buf_3_2_q1;
        X_buf_3_3_load_1_reg_7242 <= X_buf_3_3_q0;
        X_buf_3_3_load_reg_6997 <= X_buf_3_3_q1;
        X_buf_3_4_load_1_reg_7247 <= X_buf_3_4_q0;
        X_buf_3_4_load_reg_7002 <= X_buf_3_4_q1;
        X_buf_3_5_load_1_reg_7252 <= X_buf_3_5_q0;
        X_buf_3_5_load_reg_7007 <= X_buf_3_5_q1;
        X_buf_3_6_load_1_reg_7257 <= X_buf_3_6_q0;
        X_buf_3_6_load_reg_7012 <= X_buf_3_6_q1;
        X_buf_4_0_load_1_reg_7262 <= X_buf_4_0_q0;
        X_buf_4_0_load_reg_7017 <= X_buf_4_0_q1;
        X_buf_4_1_load_1_reg_7267 <= X_buf_4_1_q0;
        X_buf_4_1_load_reg_7022 <= X_buf_4_1_q1;
        X_buf_4_2_load_1_reg_7272 <= X_buf_4_2_q0;
        X_buf_4_2_load_reg_7027 <= X_buf_4_2_q1;
        X_buf_4_3_load_1_reg_7277 <= X_buf_4_3_q0;
        X_buf_4_3_load_reg_7032 <= X_buf_4_3_q1;
        X_buf_4_4_load_1_reg_7282 <= X_buf_4_4_q0;
        X_buf_4_4_load_reg_7037 <= X_buf_4_4_q1;
        X_buf_4_5_load_1_reg_7287 <= X_buf_4_5_q0;
        X_buf_4_5_load_reg_7042 <= X_buf_4_5_q1;
        X_buf_4_6_load_1_reg_7292 <= X_buf_4_6_q0;
        X_buf_4_6_load_reg_7047 <= X_buf_4_6_q1;
        X_buf_5_0_load_1_reg_7297 <= X_buf_5_0_q0;
        X_buf_5_0_load_reg_7052 <= X_buf_5_0_q1;
        X_buf_5_1_load_1_reg_7302 <= X_buf_5_1_q0;
        X_buf_5_1_load_reg_7057 <= X_buf_5_1_q1;
        X_buf_5_2_load_1_reg_7307 <= X_buf_5_2_q0;
        X_buf_5_2_load_reg_7062 <= X_buf_5_2_q1;
        X_buf_5_3_load_1_reg_7312 <= X_buf_5_3_q0;
        X_buf_5_3_load_reg_7067 <= X_buf_5_3_q1;
        X_buf_5_4_load_1_reg_7317 <= X_buf_5_4_q0;
        X_buf_5_4_load_reg_7072 <= X_buf_5_4_q1;
        X_buf_5_5_load_1_reg_7322 <= X_buf_5_5_q0;
        X_buf_5_5_load_reg_7077 <= X_buf_5_5_q1;
        X_buf_5_6_load_1_reg_7327 <= X_buf_5_6_q0;
        X_buf_5_6_load_reg_7082 <= X_buf_5_6_q1;
        X_buf_6_0_load_1_reg_7332 <= X_buf_6_0_q0;
        X_buf_6_0_load_reg_7087 <= X_buf_6_0_q1;
        X_buf_6_1_load_1_reg_7337 <= X_buf_6_1_q0;
        X_buf_6_1_load_reg_7092 <= X_buf_6_1_q1;
        X_buf_6_2_load_1_reg_7342 <= X_buf_6_2_q0;
        X_buf_6_2_load_reg_7097 <= X_buf_6_2_q1;
        X_buf_6_3_load_1_reg_7347 <= X_buf_6_3_q0;
        X_buf_6_3_load_reg_7102 <= X_buf_6_3_q1;
        X_buf_6_4_load_1_reg_7352 <= X_buf_6_4_q0;
        X_buf_6_4_load_reg_7107 <= X_buf_6_4_q1;
        X_buf_6_5_load_1_reg_7357 <= X_buf_6_5_q0;
        X_buf_6_5_load_reg_7112 <= X_buf_6_5_q1;
        X_buf_6_6_load_1_reg_7362 <= X_buf_6_6_q0;
        X_buf_6_6_load_reg_7117 <= X_buf_6_6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_reg_6192_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter1_reg) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        add_ln1317_1_reg_7612 <= add_ln1317_1_fu_4763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln35_reg_5994 <= add_ln35_fu_3382_p2;
        add_ln38_reg_6011 <= add_ln38_fu_3446_p2;
        add_ln41_reg_6046 <= add_ln41_fu_3504_p2;
        and_ln38_4_reg_6034 <= and_ln38_4_fu_3498_p2;
        and_ln41_3_reg_6087 <= and_ln41_3_fu_3574_p2;
        and_ln48_1_reg_6106 <= and_ln48_1_fu_3592_p2;
        empty_69_reg_6067 <= empty_69_fu_3543_p2;
        j_load_reg_5989 <= j_fu_420;
        or_ln38_1_reg_6023 <= or_ln38_1_fu_3475_p2;
        or_ln41_1_reg_6056 <= or_ln41_1_fu_3519_p2;
        or_ln41_reg_6051 <= or_ln41_fu_3514_p2;
        or_ln48_1_reg_6101 <= or_ln48_1_fu_3586_p2;
        select_ln35_1_reg_6000 <= select_ln35_1_fu_3388_p3;
        select_ln38_7_reg_6029 <= select_ln38_7_fu_3480_p3;
        select_ln38_reg_6018 <= select_ln38_fu_3452_p3;
        select_ln41_2_reg_6072 <= select_ln41_2_fu_3554_p3;
        select_ln41_reg_6061 <= select_ln41_fu_3524_p3;
        xor_ln41_reg_6081 <= xor_ln41_fu_3562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln38_reg_6011_pp0_iter1_reg <= add_ln38_reg_6011;
        and_ln38_4_reg_6034_pp0_iter1_reg <= and_ln38_4_reg_6034;
        and_ln38_4_reg_6034_pp0_iter2_reg <= and_ln38_4_reg_6034_pp0_iter1_reg;
        and_ln41_3_reg_6087_pp0_iter1_reg <= and_ln41_3_reg_6087;
        and_ln41_3_reg_6087_pp0_iter2_reg <= and_ln41_3_reg_6087_pp0_iter1_reg;
        and_ln48_1_reg_6106_pp0_iter1_reg <= and_ln48_1_reg_6106;
        and_ln48_1_reg_6106_pp0_iter2_reg <= and_ln48_1_reg_6106_pp0_iter1_reg;
        empty_54_reg_5984 <= empty_54_fu_3373_p2;
        h_1_reg_5979 <= h_fu_460;
        i_3_reg_5973 <= i_fu_424;
        select_ln41_2_reg_6072_pp0_iter1_reg <= select_ln41_2_reg_6072;
        select_ln41_2_reg_6072_pp0_iter2_reg <= select_ln41_2_reg_6072_pp0_iter1_reg;
        select_ln41_2_reg_6072_pp0_iter3_reg <= select_ln41_2_reg_6072_pp0_iter2_reg;
        tmp_35_reg_6298 <= {{mul24_fu_4091_p2[12:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln48_reg_6142 <= add_ln48_fu_3693_p2;
        add_ln51_reg_6168 <= add_ln51_fu_3760_p2;
        icmp_ln57_reg_6192 <= icmp_ln57_fu_3843_p2;
        or_ln48_2_reg_6147 <= or_ln48_2_fu_3702_p2;
        select_ln35_11_reg_6117 <= select_ln35_11_fu_3618_p3;
        select_ln38_12_reg_6125 <= select_ln38_12_fu_3645_p3;
        select_ln41_1_reg_6130 <= select_ln41_1_fu_3650_p3;
        select_ln48_1_reg_6157 <= select_ln48_1_fu_3729_p3;
        select_ln48_3_reg_6163 <= select_ln48_3_fu_3748_p3;
        select_ln51_6_reg_6185 <= select_ln51_6_fu_3800_p3;
        select_ln51_reg_6173 <= select_ln51_fu_3780_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_fu_3843_p2 == 1'd0) & (1'd0 == and_ln59_fu_3861_p2))) begin
        add_ln62_reg_6200 <= add_ln62_fu_3867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln62_reg_6200_pp0_iter1_reg <= add_ln62_reg_6200;
        and_ln59_reg_6196_pp0_iter1_reg <= and_ln59_reg_6196;
        and_ln59_reg_6196_pp0_iter2_reg <= and_ln59_reg_6196_pp0_iter1_reg;
        and_ln59_reg_6196_pp0_iter3_reg <= and_ln59_reg_6196_pp0_iter2_reg;
        empty_57_reg_6318 <= empty_57_fu_4187_p2;
        icmp_ln57_reg_6192_pp0_iter1_reg <= icmp_ln57_reg_6192;
        icmp_ln57_reg_6192_pp0_iter2_reg <= icmp_ln57_reg_6192_pp0_iter1_reg;
        icmp_ln57_reg_6192_pp0_iter3_reg <= icmp_ln57_reg_6192_pp0_iter2_reg;
        select_ln41_1_reg_6130_pp0_iter1_reg <= select_ln41_1_reg_6130;
        select_ln41_1_reg_6130_pp0_iter2_reg <= select_ln41_1_reg_6130_pp0_iter1_reg;
        select_ln48_1_reg_6157_pp0_iter1_reg <= select_ln48_1_reg_6157;
        select_ln51_6_reg_6185_pp0_iter1_reg <= select_ln51_6_reg_6185;
        select_ln51_6_reg_6185_pp0_iter2_reg <= select_ln51_6_reg_6185_pp0_iter1_reg;
        select_ln51_reg_6173_pp0_iter1_reg <= select_ln51_reg_6173;
        select_ln51_reg_6173_pp0_iter2_reg <= select_ln51_reg_6173_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln35_fu_3304_p2 == 1'd0))) begin
        and_ln35_5_reg_5949 <= and_ln35_5_fu_3351_p2;
        icmp_ln38_reg_5909 <= icmp_ln38_fu_3319_p2;
        icmp_ln41_reg_5944 <= icmp_ln41_fu_3345_p2;
        or_ln38_reg_5964 <= or_ln38_fu_3357_p2;
        select_ln35_2_reg_5928 <= select_ln35_2_fu_3325_p3;
        xor_ln35_reg_5935 <= xor_ln35_fu_3339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_fu_3843_p2 == 1'd0))) begin
        and_ln59_reg_6196 <= and_ln59_fu_3861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln38_reg_5909_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_5_reg_5949_pp0_iter2_reg))) begin
        empty_51_reg_6872 <= empty_51_fu_4719_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln35_reg_5905_pp0_iter1_reg == 1'd0))) begin
        empty_65_reg_6330 <= empty_65_fu_4241_p2;
        empty_77_reg_6338 <= empty_77_fu_4294_p2;
        tmp_45_reg_6324 <= {{mul41_fu_4205_p2[12:9]}};
        tmp_55_reg_6349 <= {{mul29_fu_4310_p2[12:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0))) begin
        lhs_1_reg_8159 <= lhs_1_fu_5560_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1))) begin
        mul_ln1316_reg_8180 <= mul_ln1316_fu_5742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln48_1_reg_6106_pp0_iter2_reg) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        p_mid11800_reg_7698 <= grp_fu_3639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_mid1_reg_6268 <= p_mid1_fu_3903_p2;
        select_ln48_3_cast_reg_6206[3 : 0] <= select_ln48_3_cast_fu_3889_p1[3 : 0];
        select_ln48_4_reg_6263 <= select_ln48_4_fu_3893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0))) begin
        r_V_1_reg_8149 <= r_V_1_fu_5455_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1))) begin
        r_V_reg_8154 <= r_V_fu_5468_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg))) begin
        ret_V_reg_8164 <= grp_fu_5724_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        select_ln38_1_reg_7693 <= select_ln38_1_fu_4985_p3;
        tmp_40_reg_7687 <= {{mul_ln35_fu_4963_p2[10:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln48_3_cast_reg_6206_pp0_iter2_reg[3 : 0] <= select_ln48_3_cast_reg_6206[3 : 0];
        select_ln48_4_reg_6263_pp0_iter2_reg <= select_ln48_4_reg_6263;
        select_ln48_4_reg_6263_pp0_iter3_reg <= select_ln48_4_reg_6263_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln48_1_reg_6106_pp0_iter1_reg) & (icmp_ln35_reg_5905_pp0_iter1_reg == 1'd0))) begin
        select_ln48_6_reg_6344[3 : 0] <= select_ln48_6_fu_4300_p3[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln35_reg_5905_pp0_iter1_reg == 1'd0))) begin
        select_ln51_4_reg_6360 <= select_ln51_4_fu_4597_p3;
        select_ln51_5_reg_6365 <= select_ln51_5_fu_4604_p3;
        sub_ln1317_reg_6355 <= sub_ln1317_fu_4591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0))) begin
        sub_ln1466_reg_8175 <= sub_ln1466_fu_5631_p2;
        trunc_ln1393_reg_8170 <= trunc_ln1393_fu_5628_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_reg_6192_pp0_iter1_reg == 1'd0) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        tmp_12_reg_7617 <= tmp_12_fu_4768_p9;
        tmp_13_reg_7622 <= tmp_13_fu_4781_p9;
        tmp_14_reg_7627 <= tmp_14_fu_4794_p9;
        tmp_15_reg_7632 <= tmp_15_fu_4807_p9;
        tmp_16_reg_7637 <= tmp_16_fu_4820_p9;
        tmp_17_reg_7642 <= tmp_17_fu_4833_p9;
        tmp_18_reg_7647 <= tmp_18_fu_4846_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg))) begin
        tmp_19_reg_8114 <= tmp_19_fu_5322_p9;
        tmp_20_reg_8119 <= tmp_20_fu_5341_p9;
        tmp_21_reg_8124 <= tmp_21_fu_5360_p9;
        tmp_22_reg_8129 <= tmp_22_fu_5379_p9;
        tmp_23_reg_8134 <= tmp_23_fu_5398_p9;
        tmp_24_reg_8139 <= tmp_24_fu_5417_p9;
        tmp_25_reg_8144 <= tmp_25_fu_5436_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        tmp_2_reg_7964 <= tmp_2_fu_5195_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        tmp_34_reg_7959 <= tmp_34_fu_5176_p9;
        urem_ln1317_reg_7703 <= grp_fu_3873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_5905 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_43_reg_6286 <= {{mul142_fu_4026_p2[12:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln35_reg_5905_pp0_iter1_reg == 1'd0))) begin
        tmp_47_reg_6304 <= {{mul38_fu_4116_p2[12:9]}};
        tmp_49_reg_6310 <= {{mul35_fu_4135_p2[12:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_reg_6192_pp0_iter1_reg == 1'd1) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        tmp_5_reg_7657 <= tmp_5_fu_4872_p9;
        tmp_6_reg_7662 <= tmp_6_fu_4885_p9;
        tmp_7_reg_7667 <= tmp_7_fu_4898_p9;
        tmp_8_reg_7672 <= tmp_8_fu_4911_p9;
        tmp_9_reg_7677 <= tmp_9_fu_4924_p9;
        tmp_reg_7652 <= tmp_fu_4859_p9;
        tmp_s_reg_7682 <= tmp_s_fu_4937_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln35_reg_5905_pp0_iter1_reg == 1'd0))) begin
        trunc_ln35_1_reg_6378 <= trunc_ln35_1_fu_4611_p1;
        urem_ln35_reg_6370 <= grp_fu_3333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0))) begin
        trunc_ln864_1_reg_8223 <= {{add_ln1393_fu_5667_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg))) begin
        trunc_ln864_2_reg_8188 <= {{ret_V_reg_8164[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln35_5_reg_5949_pp0_iter2_reg) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd0))) begin
        urem_ln35_1_reg_7367 <= grp_fu_3407_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_0_ce0 = 1'b1;
    end else begin
        W_buf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_1_ce0 = 1'b1;
    end else begin
        W_buf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_2_ce0 = 1'b1;
    end else begin
        W_buf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_3_ce0 = 1'b1;
    end else begin
        W_buf_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_4_ce0 = 1'b1;
    end else begin
        W_buf_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_5_ce0 = 1'b1;
    end else begin
        W_buf_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_0_6_ce0 = 1'b1;
    end else begin
        W_buf_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_0_ce0 = 1'b1;
    end else begin
        W_buf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_1_ce0 = 1'b1;
    end else begin
        W_buf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_2_ce0 = 1'b1;
    end else begin
        W_buf_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_3_ce0 = 1'b1;
    end else begin
        W_buf_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_4_ce0 = 1'b1;
    end else begin
        W_buf_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_5_ce0 = 1'b1;
    end else begin
        W_buf_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_1_6_ce0 = 1'b1;
    end else begin
        W_buf_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_0_ce0 = 1'b1;
    end else begin
        W_buf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_1_ce0 = 1'b1;
    end else begin
        W_buf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_2_ce0 = 1'b1;
    end else begin
        W_buf_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_3_ce0 = 1'b1;
    end else begin
        W_buf_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_4_ce0 = 1'b1;
    end else begin
        W_buf_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_5_ce0 = 1'b1;
    end else begin
        W_buf_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_2_6_ce0 = 1'b1;
    end else begin
        W_buf_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_0_ce0 = 1'b1;
    end else begin
        W_buf_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_1_ce0 = 1'b1;
    end else begin
        W_buf_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_2_ce0 = 1'b1;
    end else begin
        W_buf_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_3_ce0 = 1'b1;
    end else begin
        W_buf_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_4_ce0 = 1'b1;
    end else begin
        W_buf_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_5_ce0 = 1'b1;
    end else begin
        W_buf_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_3_6_ce0 = 1'b1;
    end else begin
        W_buf_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_0_ce0 = 1'b1;
    end else begin
        W_buf_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_1_ce0 = 1'b1;
    end else begin
        W_buf_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_2_ce0 = 1'b1;
    end else begin
        W_buf_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_3_ce0 = 1'b1;
    end else begin
        W_buf_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_4_ce0 = 1'b1;
    end else begin
        W_buf_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_5_ce0 = 1'b1;
    end else begin
        W_buf_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_4_6_ce0 = 1'b1;
    end else begin
        W_buf_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_0_ce0 = 1'b1;
    end else begin
        W_buf_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_1_ce0 = 1'b1;
    end else begin
        W_buf_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_2_ce0 = 1'b1;
    end else begin
        W_buf_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_3_ce0 = 1'b1;
    end else begin
        W_buf_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_4_ce0 = 1'b1;
    end else begin
        W_buf_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_5_ce0 = 1'b1;
    end else begin
        W_buf_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_5_6_ce0 = 1'b1;
    end else begin
        W_buf_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_0_ce0 = 1'b1;
    end else begin
        W_buf_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_1_ce0 = 1'b1;
    end else begin
        W_buf_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_2_ce0 = 1'b1;
    end else begin
        W_buf_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_3_ce0 = 1'b1;
    end else begin
        W_buf_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_4_ce0 = 1'b1;
    end else begin
        W_buf_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_5_ce0 = 1'b1;
    end else begin
        W_buf_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_6_6_address0 = select_ln48_3_cast_fu_3889_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_6_6_address0 = p_cast17_fu_3724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        W_buf_6_6_address0 = zext_ln41_1_fu_3549_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_buf_6_6_address0 = p_cast12_fu_3299_p1;
    end else begin
        W_buf_6_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        W_buf_6_6_ce0 = 1'b1;
    end else begin
        W_buf_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_0_ce0 = 1'b1;
    end else begin
        X_buf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_0_ce1 = 1'b1;
    end else begin
        X_buf_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_1_ce0 = 1'b1;
    end else begin
        X_buf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_1_ce1 = 1'b1;
    end else begin
        X_buf_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_2_ce0 = 1'b1;
    end else begin
        X_buf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_2_ce1 = 1'b1;
    end else begin
        X_buf_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_3_ce0 = 1'b1;
    end else begin
        X_buf_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_3_ce1 = 1'b1;
    end else begin
        X_buf_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_4_ce0 = 1'b1;
    end else begin
        X_buf_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_4_ce1 = 1'b1;
    end else begin
        X_buf_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_5_ce0 = 1'b1;
    end else begin
        X_buf_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_5_ce1 = 1'b1;
    end else begin
        X_buf_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_0_6_ce0 = 1'b1;
    end else begin
        X_buf_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_0_6_ce1 = 1'b1;
    end else begin
        X_buf_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_0_ce0 = 1'b1;
    end else begin
        X_buf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_0_ce1 = 1'b1;
    end else begin
        X_buf_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_1_ce0 = 1'b1;
    end else begin
        X_buf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_1_ce1 = 1'b1;
    end else begin
        X_buf_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_2_ce0 = 1'b1;
    end else begin
        X_buf_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_2_ce1 = 1'b1;
    end else begin
        X_buf_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_3_ce0 = 1'b1;
    end else begin
        X_buf_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_3_ce1 = 1'b1;
    end else begin
        X_buf_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_4_ce0 = 1'b1;
    end else begin
        X_buf_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_4_ce1 = 1'b1;
    end else begin
        X_buf_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_5_ce0 = 1'b1;
    end else begin
        X_buf_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_5_ce1 = 1'b1;
    end else begin
        X_buf_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_1_6_ce0 = 1'b1;
    end else begin
        X_buf_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_1_6_ce1 = 1'b1;
    end else begin
        X_buf_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_0_ce0 = 1'b1;
    end else begin
        X_buf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_0_ce1 = 1'b1;
    end else begin
        X_buf_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_1_ce0 = 1'b1;
    end else begin
        X_buf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_1_ce1 = 1'b1;
    end else begin
        X_buf_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_2_ce0 = 1'b1;
    end else begin
        X_buf_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_2_ce1 = 1'b1;
    end else begin
        X_buf_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_3_ce0 = 1'b1;
    end else begin
        X_buf_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_3_ce1 = 1'b1;
    end else begin
        X_buf_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_4_ce0 = 1'b1;
    end else begin
        X_buf_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_4_ce1 = 1'b1;
    end else begin
        X_buf_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_5_ce0 = 1'b1;
    end else begin
        X_buf_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_5_ce1 = 1'b1;
    end else begin
        X_buf_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_2_6_ce0 = 1'b1;
    end else begin
        X_buf_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_2_6_ce1 = 1'b1;
    end else begin
        X_buf_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_0_ce0 = 1'b1;
    end else begin
        X_buf_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_0_ce1 = 1'b1;
    end else begin
        X_buf_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_1_ce0 = 1'b1;
    end else begin
        X_buf_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_1_ce1 = 1'b1;
    end else begin
        X_buf_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_2_ce0 = 1'b1;
    end else begin
        X_buf_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_2_ce1 = 1'b1;
    end else begin
        X_buf_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_3_ce0 = 1'b1;
    end else begin
        X_buf_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_3_ce1 = 1'b1;
    end else begin
        X_buf_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_4_ce0 = 1'b1;
    end else begin
        X_buf_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_4_ce1 = 1'b1;
    end else begin
        X_buf_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_5_ce0 = 1'b1;
    end else begin
        X_buf_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_5_ce1 = 1'b1;
    end else begin
        X_buf_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_3_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_3_6_ce0 = 1'b1;
    end else begin
        X_buf_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_3_6_ce1 = 1'b1;
    end else begin
        X_buf_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_0_ce0 = 1'b1;
    end else begin
        X_buf_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_0_ce1 = 1'b1;
    end else begin
        X_buf_4_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_1_ce0 = 1'b1;
    end else begin
        X_buf_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_1_ce1 = 1'b1;
    end else begin
        X_buf_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_2_ce0 = 1'b1;
    end else begin
        X_buf_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_2_ce1 = 1'b1;
    end else begin
        X_buf_4_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_3_ce0 = 1'b1;
    end else begin
        X_buf_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_3_ce1 = 1'b1;
    end else begin
        X_buf_4_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_4_ce0 = 1'b1;
    end else begin
        X_buf_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_4_ce1 = 1'b1;
    end else begin
        X_buf_4_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_5_ce0 = 1'b1;
    end else begin
        X_buf_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_5_ce1 = 1'b1;
    end else begin
        X_buf_4_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_4_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_4_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_4_6_ce0 = 1'b1;
    end else begin
        X_buf_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_4_6_ce1 = 1'b1;
    end else begin
        X_buf_4_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_0_ce0 = 1'b1;
    end else begin
        X_buf_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_0_ce1 = 1'b1;
    end else begin
        X_buf_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_1_ce0 = 1'b1;
    end else begin
        X_buf_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_1_ce1 = 1'b1;
    end else begin
        X_buf_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_2_ce0 = 1'b1;
    end else begin
        X_buf_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_2_ce1 = 1'b1;
    end else begin
        X_buf_5_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_3_ce0 = 1'b1;
    end else begin
        X_buf_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_3_ce1 = 1'b1;
    end else begin
        X_buf_5_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_4_ce0 = 1'b1;
    end else begin
        X_buf_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_4_ce1 = 1'b1;
    end else begin
        X_buf_5_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_5_ce0 = 1'b1;
    end else begin
        X_buf_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_5_ce1 = 1'b1;
    end else begin
        X_buf_5_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_5_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_5_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_5_6_ce0 = 1'b1;
    end else begin
        X_buf_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_5_6_ce1 = 1'b1;
    end else begin
        X_buf_5_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_0_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_0_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_0_ce0 = 1'b1;
    end else begin
        X_buf_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_0_ce1 = 1'b1;
    end else begin
        X_buf_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_1_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_1_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_1_ce0 = 1'b1;
    end else begin
        X_buf_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_1_ce1 = 1'b1;
    end else begin
        X_buf_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_2_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_2_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_2_ce0 = 1'b1;
    end else begin
        X_buf_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_2_ce1 = 1'b1;
    end else begin
        X_buf_6_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_3_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_3_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_3_ce0 = 1'b1;
    end else begin
        X_buf_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_3_ce1 = 1'b1;
    end else begin
        X_buf_6_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_4_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_4_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_4_ce0 = 1'b1;
    end else begin
        X_buf_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_4_ce1 = 1'b1;
    end else begin
        X_buf_6_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_5_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_5_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_5_ce0 = 1'b1;
    end else begin
        X_buf_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_5_ce1 = 1'b1;
    end else begin
        X_buf_6_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_6_6_address0 = zext_ln1317_4_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_6_address0 = select_ln51_53_cast_fu_4667_p1;
    end else begin
        X_buf_6_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_buf_6_6_ce0 = 1'b1;
    end else begin
        X_buf_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_6_6_ce1 = 1'b1;
    end else begin
        X_buf_6_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_0_address0 = Y_buf_0_0_addr_reg_7969;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_0_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_0_ce0 = 1'b1;
    end else begin
        Y_buf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_0_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_0_0_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_0_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_0_d0 = 16'd0;
    end else begin
        Y_buf_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_0_we0 = 1'b1;
    end else begin
        Y_buf_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_1_address0 = Y_buf_0_1_addr_reg_7974;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_1_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_1_ce0 = 1'b1;
    end else begin
        Y_buf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_1_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_0_1_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_1_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_1_d0 = 16'd0;
    end else begin
        Y_buf_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_1_we0 = 1'b1;
    end else begin
        Y_buf_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_2_address0 = Y_buf_0_2_addr_reg_7979;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_2_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_2_ce0 = 1'b1;
    end else begin
        Y_buf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_2_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_0_2_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_2_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_2_d0 = 16'd0;
    end else begin
        Y_buf_0_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_2_we0 = 1'b1;
    end else begin
        Y_buf_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_3_address0 = Y_buf_0_3_addr_reg_7984;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_3_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_3_ce0 = 1'b1;
    end else begin
        Y_buf_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_3_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_0_3_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_3_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_3_d0 = 16'd0;
    end else begin
        Y_buf_0_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_3_we0 = 1'b1;
    end else begin
        Y_buf_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_4_address0 = Y_buf_0_4_addr_reg_7989;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_4_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_4_ce0 = 1'b1;
    end else begin
        Y_buf_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_4_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_0_4_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_4_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_4_d0 = 16'd0;
    end else begin
        Y_buf_0_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_4_we0 = 1'b1;
    end else begin
        Y_buf_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_5_address0 = Y_buf_0_5_addr_reg_7994;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_5_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_5_ce0 = 1'b1;
    end else begin
        Y_buf_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_5_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_0_5_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))) begin
        Y_buf_0_5_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) begin
        Y_buf_0_5_d0 = 16'd0;
    end else begin
        Y_buf_0_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_0_5_we0 = 1'b1;
    end else begin
        Y_buf_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_0_6_address0 = Y_buf_0_6_addr_reg_7999;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_6_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_0_6_ce0 = 1'b1;
    end else begin
        Y_buf_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))))) begin
        Y_buf_0_6_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))))) begin
        Y_buf_0_6_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0))))) begin
        Y_buf_0_6_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_0_6_d0 = 16'd0;
    end else begin
        Y_buf_0_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd0) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_0_6_we0 = 1'b1;
    end else begin
        Y_buf_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_0_address0 = Y_buf_1_0_addr_reg_8004;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_0_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_0_ce0 = 1'b1;
    end else begin
        Y_buf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_0_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_1_0_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_0_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_0_d0 = 16'd0;
    end else begin
        Y_buf_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_0_we0 = 1'b1;
    end else begin
        Y_buf_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_1_address0 = Y_buf_1_1_addr_reg_8009;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_1_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_1_ce0 = 1'b1;
    end else begin
        Y_buf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_1_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_1_1_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_1_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_1_d0 = 16'd0;
    end else begin
        Y_buf_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_1_we0 = 1'b1;
    end else begin
        Y_buf_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_2_address0 = Y_buf_1_2_addr_reg_8014;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_2_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_2_ce0 = 1'b1;
    end else begin
        Y_buf_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_2_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_1_2_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_2_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_2_d0 = 16'd0;
    end else begin
        Y_buf_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_2_we0 = 1'b1;
    end else begin
        Y_buf_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_3_address0 = Y_buf_1_3_addr_reg_8019;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_3_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_3_ce0 = 1'b1;
    end else begin
        Y_buf_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_3_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_1_3_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_3_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_3_d0 = 16'd0;
    end else begin
        Y_buf_1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_3_we0 = 1'b1;
    end else begin
        Y_buf_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_4_address0 = Y_buf_1_4_addr_reg_8024;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_4_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_4_ce0 = 1'b1;
    end else begin
        Y_buf_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_4_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_1_4_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_4_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_4_d0 = 16'd0;
    end else begin
        Y_buf_1_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_4_we0 = 1'b1;
    end else begin
        Y_buf_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_5_address0 = Y_buf_1_5_addr_reg_8029;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_5_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_5_ce0 = 1'b1;
    end else begin
        Y_buf_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_5_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_1_5_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))) begin
        Y_buf_1_5_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) begin
        Y_buf_1_5_d0 = 16'd0;
    end else begin
        Y_buf_1_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_1_5_we0 = 1'b1;
    end else begin
        Y_buf_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_1_6_address0 = Y_buf_1_6_addr_reg_8034;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_6_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_1_6_ce0 = 1'b1;
    end else begin
        Y_buf_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))))) begin
        Y_buf_1_6_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))))) begin
        Y_buf_1_6_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1))))) begin
        Y_buf_1_6_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_1_6_d0 = 16'd0;
    end else begin
        Y_buf_1_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd1) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_1_6_we0 = 1'b1;
    end else begin
        Y_buf_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_0_address0 = Y_buf_2_0_addr_reg_8039;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_0_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_0_ce0 = 1'b1;
    end else begin
        Y_buf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_0_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_2_0_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_0_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_0_d0 = 16'd0;
    end else begin
        Y_buf_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_0_we0 = 1'b1;
    end else begin
        Y_buf_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_1_address0 = Y_buf_2_1_addr_reg_8044;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_1_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_1_ce0 = 1'b1;
    end else begin
        Y_buf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_1_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_2_1_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_1_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_1_d0 = 16'd0;
    end else begin
        Y_buf_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_1_we0 = 1'b1;
    end else begin
        Y_buf_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_2_address0 = Y_buf_2_2_addr_reg_8049;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_2_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_2_ce0 = 1'b1;
    end else begin
        Y_buf_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_2_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_2_2_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_2_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_2_d0 = 16'd0;
    end else begin
        Y_buf_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_2_we0 = 1'b1;
    end else begin
        Y_buf_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_3_address0 = Y_buf_2_3_addr_reg_8054;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_3_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_3_ce0 = 1'b1;
    end else begin
        Y_buf_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_3_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_2_3_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_3_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_3_d0 = 16'd0;
    end else begin
        Y_buf_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_3_we0 = 1'b1;
    end else begin
        Y_buf_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_4_address0 = Y_buf_2_4_addr_reg_8059;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_4_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_4_ce0 = 1'b1;
    end else begin
        Y_buf_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_4_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_2_4_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_4_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_4_d0 = 16'd0;
    end else begin
        Y_buf_2_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_4_we0 = 1'b1;
    end else begin
        Y_buf_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_5_address0 = Y_buf_2_5_addr_reg_8064;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_5_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_5_ce0 = 1'b1;
    end else begin
        Y_buf_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_5_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_2_5_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))) begin
        Y_buf_2_5_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) begin
        Y_buf_2_5_d0 = 16'd0;
    end else begin
        Y_buf_2_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_2_5_we0 = 1'b1;
    end else begin
        Y_buf_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_2_6_address0 = Y_buf_2_6_addr_reg_8069;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_6_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_2_6_ce0 = 1'b1;
    end else begin
        Y_buf_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))))) begin
        Y_buf_2_6_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))))) begin
        Y_buf_2_6_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2))))) begin
        Y_buf_2_6_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_2_6_d0 = 16'd0;
    end else begin
        Y_buf_2_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd2) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_2_6_we0 = 1'b1;
    end else begin
        Y_buf_2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_0_address0 = Y_buf_3_0_addr_reg_8074;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_0_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_0_ce0 = 1'b1;
    end else begin
        Y_buf_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_0_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_3_0_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_0_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_0_d0 = 16'd0;
    end else begin
        Y_buf_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd0) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_0_we0 = 1'b1;
    end else begin
        Y_buf_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_1_address0 = Y_buf_3_1_addr_reg_8079;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_1_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_1_ce0 = 1'b1;
    end else begin
        Y_buf_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_1_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_3_1_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_1_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_1_d0 = 16'd0;
    end else begin
        Y_buf_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd1) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_1_we0 = 1'b1;
    end else begin
        Y_buf_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_2_address0 = Y_buf_3_2_addr_reg_8084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_2_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_2_ce0 = 1'b1;
    end else begin
        Y_buf_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_2_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_3_2_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_2_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_2_d0 = 16'd0;
    end else begin
        Y_buf_3_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd2) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_2_we0 = 1'b1;
    end else begin
        Y_buf_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_3_address0 = Y_buf_3_3_addr_reg_8089;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_3_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_3_ce0 = 1'b1;
    end else begin
        Y_buf_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_3_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_3_3_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_3_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_3_d0 = 16'd0;
    end else begin
        Y_buf_3_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd3) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_3_we0 = 1'b1;
    end else begin
        Y_buf_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_4_address0 = Y_buf_3_4_addr_reg_8094;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_4_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_4_ce0 = 1'b1;
    end else begin
        Y_buf_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_4_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_3_4_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_4_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_4_d0 = 16'd0;
    end else begin
        Y_buf_3_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd4) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_4_we0 = 1'b1;
    end else begin
        Y_buf_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_5_address0 = Y_buf_3_5_addr_reg_8099;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_5_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_5_ce0 = 1'b1;
    end else begin
        Y_buf_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_5_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))) begin
        Y_buf_3_5_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))) begin
        Y_buf_3_5_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) begin
        Y_buf_3_5_d0 = 16'd0;
    end else begin
        Y_buf_3_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1466_1_fu_5642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd5) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) begin
        Y_buf_3_5_we0 = 1'b1;
    end else begin
        Y_buf_3_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_3_6_address0 = Y_buf_3_6_addr_reg_8104;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_6_address0 = p_cast14_fu_5255_p1;
    end else begin
        Y_buf_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_3_6_ce0 = 1'b1;
    end else begin
        Y_buf_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))))) begin
        Y_buf_3_6_d0 = trunc_ln864_1_reg_8223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg))))) begin
        Y_buf_3_6_d0 = trunc_ln864_2_reg_8188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3))))) begin
        Y_buf_3_6_d0 = {{mul_ln1316_reg_8180[28:13]}};
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))))) begin
        Y_buf_3_6_d0 = 16'd0;
    end else begin
        Y_buf_3_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd1) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter2_reg) & (icmp_ln1466_fu_5672_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)) | ((icmp_ln1466_1_fu_5642_p2 == 1'd1) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter2_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter2_reg)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)) | ((1'd1 == and_ln59_reg_6196_pp0_iter3_reg) & (trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd6) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)) | ((trunc_ln35_1_reg_6378_pp0_iter3_reg == 3'd7) & (icmp_ln57_reg_6192_pp0_iter3_reg == 1'd0) & (select_ln41_2_reg_6072_pp0_iter3_reg == 2'd3) & (1'd0 == and_ln59_reg_6196_pp0_iter3_reg)))))) begin
        Y_buf_3_6_we0 = 1'b1;
    end else begin
        Y_buf_3_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_reg_5905 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln35_reg_5905_pp0_iter2_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_buf_0_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_0_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_0_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_0_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_0_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_0_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_0_6_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_1_6_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_2_6_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_3_6_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_4_6_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_5_6_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_6_0_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_6_1_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_6_2_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_6_3_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_6_4_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign W_buf_6_5_address0 = select_ln48_3_cast_reg_6206_pp0_iter2_reg;

assign X_buf_0_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_0_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_0_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_0_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_0_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_0_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_0_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_1_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_2_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_3_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_4_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_5_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_0_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_1_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_2_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_3_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_4_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_5_address1 = select_ln51_4_cast_fu_4615_p1;

assign X_buf_6_6_address1 = select_ln51_4_cast_fu_4615_p1;

assign add_ln1317_1_fu_4763_p2 = (sub_ln1317_reg_6355 + zext_ln1317_3_fu_4759_p1);

assign add_ln1317_fu_4569_p2 = (tmp_54_cast_fu_4485_p1 + zext_ln1317_fu_4565_p1);

assign add_ln1393_fu_5667_p2 = ($signed(lhs_2_fu_5656_p3) + $signed(trunc_ln1393_reg_8170));

assign add_ln35_1_fu_3313_p2 = (oh_fu_464 + 5'd1);

assign add_ln35_2_fu_3879_p2 = (indvar_flatten2679_load_reg_5885 + 19'd1);

assign add_ln35_fu_3382_p2 = (h_fu_460 + 6'd2);

assign add_ln38_1_fu_4979_p2 = (select_ln35_fu_4953_p3 + 5'd1);

assign add_ln38_2_fu_3927_p2 = (indvar_flatten2012_fu_456 + 15'd1);

assign add_ln38_fu_3446_p2 = (select_ln35_1_fu_3388_p3 + 6'd2);

assign add_ln41_1_fu_3914_p2 = (indvar_flatten1194_fu_444 + 11'd1);

assign add_ln41_cast8_fu_3531_p1 = add_ln41_fu_3504_p2;

assign add_ln41_fu_3504_p2 = (select_ln38_fu_3452_p3 + 3'd1);

assign add_ln48_1_fu_4060_p2 = (indvar_flatten568_fu_436 + 8'd1);

assign add_ln48_cast_fu_3714_p1 = add_ln48_fu_3693_p2;

assign add_ln48_fu_3693_p2 = (select_ln41_reg_6061 + 2'd1);

assign add_ln51_1_fu_4047_p2 = (indvar_flatten_fu_428 + 6'd1);

assign add_ln51_fu_3760_p2 = (select_ln48_fu_3707_p3 + 3'd1);

assign add_ln55_fu_4042_p2 = (select_ln51_reg_6173 + 3'd1);

assign add_ln62_fu_3867_p2 = (j_cast_fu_3807_p1 + select_ln38_12_fu_3645_p3);

assign and_ln35_1_fu_3613_p2 = (xor_ln35_reg_5935 & notrhs913_fu_3608_p2);

assign and_ln35_2_fu_3419_p2 = (xor_ln35_reg_5935 & icmp_ln55_fu_3413_p2);

assign and_ln35_3_fu_3430_p2 = (xor_ln35_reg_5935 & icmp_ln51_fu_3424_p2);

assign and_ln35_4_fu_3441_p2 = (xor_ln35_reg_5935 & icmp_ln48_fu_3435_p2);

assign and_ln35_5_fu_3351_p2 = (xor_ln35_fu_3339_p2 & icmp_ln41_fu_3345_p2);

assign and_ln35_fu_3603_p2 = (xor_ln35_reg_5935 & notlhs_fu_3598_p2);

assign and_ln38_1_fu_3634_p2 = (or_ln38_1_reg_6023 & and_ln35_1_fu_3613_p2);

assign and_ln38_2_fu_3486_p2 = (or_ln38_1_fu_3475_p2 & and_ln35_2_fu_3419_p2);

assign and_ln38_3_fu_3492_p2 = (or_ln38_1_fu_3475_p2 & and_ln35_3_fu_3430_p2);

assign and_ln38_4_fu_3498_p2 = (or_ln38_1_fu_3475_p2 & and_ln35_4_fu_3441_p2);

assign and_ln38_fu_3623_p2 = (or_ln38_1_reg_6023 & and_ln35_fu_3603_p2);

assign and_ln41_1_fu_3688_p2 = (xor_ln41_reg_6081 & and_ln38_1_fu_3634_p2);

assign and_ln41_2_fu_3568_p2 = (xor_ln41_fu_3562_p2 & and_ln38_2_fu_3486_p2);

assign and_ln41_3_fu_3574_p2 = (xor_ln41_fu_3562_p2 & and_ln38_3_fu_3492_p2);

assign and_ln41_fu_3677_p2 = (xor_ln41_reg_6081 & and_ln38_fu_3623_p2);

assign and_ln48_1_fu_3592_p2 = (or_ln48_1_fu_3586_p2 & and_ln41_2_fu_3568_p2);

assign and_ln48_fu_3755_p2 = (or_ln48_1_reg_6101 & and_ln41_1_fu_3688_p2);

assign and_ln59_1_fu_3855_p2 = (select_ln48_2_fu_3741_p3 & icmp_ln59_fu_3849_p2);

assign and_ln59_fu_3861_p2 = (select_ln51_1_fu_3793_p3 & and_ln59_1_fu_3855_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign chan_cast_fu_3289_p1 = chan_fu_432;

assign empty_51_fu_4719_p1 = grp_fu_3265_p2[2:0];

assign empty_52_fu_3283_p2 = (tmp_11_fu_3275_p3 - kernel_cast2_fu_3271_p1);

assign empty_53_fu_3293_p2 = (empty_52_fu_3283_p2 + chan_cast_fu_3289_p1);

assign empty_54_fu_3373_p2 = (zext_ln51_fu_3369_p1 + h_fu_460);

assign empty_55_fu_4165_p2 = (tmp_40_cast_fu_4158_p1 + tmp_41_cast_fu_4162_p1);

assign empty_56_fu_4175_p1 = empty_55_fu_4165_p2[4:0];

assign empty_57_fu_4187_p2 = (p_shl_fu_4179_p3 - p_cast4_fu_4171_p1);

assign empty_58_fu_4338_p2 = (empty_57_reg_6318 + tmp_28_cast_fu_4329_p1);

assign empty_59_fu_4343_p2 = (empty_57_reg_6318 + zext_ln41_fu_4335_p1);

assign empty_61_fu_5237_p2 = (tmp_41_fu_5219_p3 + tmp_46_fu_5233_p1);

assign empty_62_fu_5243_p1 = urem_ln35_1_reg_7367[2:0];

assign empty_63_fu_4376_p2 = (tmp_48_fu_4372_p1 - p_mid_cast6_fu_4362_p1);

assign empty_64_fu_5249_p2 = (empty_61_fu_5237_p2 + select_ln38_2_cast_fu_5246_p1);

assign empty_65_fu_4241_p2 = (tmp_50_fu_4237_p1 - p_mid4_cast7_fu_4227_p1);

assign empty_66_fu_4430_p2 = (empty_65_reg_6330 + zext_ln38_fu_4399_p1);

assign empty_67_fu_4435_p2 = (empty_65_reg_6330 + zext_ln38_1_fu_4416_p1);

assign empty_68_fu_3510_p1 = add_ln41_fu_3504_p2[1:0];

assign empty_69_fu_3543_p2 = (tmp_51_fu_3535_p3 - add_ln41_cast8_fu_3531_p1);

assign empty_70_fu_3659_p1 = select_ln41_1_fu_3650_p3[1:0];

assign empty_71_fu_3671_p2 = (p_shl3_fu_3663_p3 - select_ln41_2_cast_fu_3655_p1);

assign empty_72_fu_4454_p2 = (empty_65_reg_6330 + select_ln38_4_cast_fu_4409_p1);

assign empty_73_fu_4459_p2 = (empty_65_reg_6330 + zext_ln38_2_fu_4426_p1);

assign empty_74_fu_3718_p2 = (empty_71_fu_3671_p2 + add_ln48_cast_fu_3714_p1);

assign empty_75_fu_4272_p2 = (tmp_53_cast_fu_4268_p1 + p_mid4_cast9_fu_4224_p1);

assign empty_76_fu_4282_p1 = empty_75_fu_4272_p2[4:0];

assign empty_77_fu_4294_p2 = (p_shl4_fu_4286_p3 - p_cast10_fu_4278_p1);

assign empty_78_fu_4489_p2 = (empty_77_reg_6338 + select_ln38_4_cast_fu_4409_p1);

assign empty_79_fu_4494_p2 = (empty_77_reg_6338 + zext_ln38_2_fu_4426_p1);

assign empty_80_fu_4519_p2 = (tmp_54_cast_fu_4485_p1 + p_mid5_cast_fu_4516_p1);

assign empty_81_fu_4529_p1 = empty_80_fu_4519_p2[4:0];

assign empty_82_fu_4541_p2 = (p_shl5_fu_4533_p3 - p_cast11_fu_4525_p1);

assign empty_83_fu_4547_p2 = (empty_82_fu_4541_p2 + select_ln38_4_cast_fu_4409_p1);

assign empty_84_fu_4553_p2 = (empty_82_fu_4541_p2 + zext_ln38_2_fu_4426_p1);

assign empty_fu_3979_p2 = (w_1_reg_5877 + 6'd6);

assign grp_fu_3265_p1 = 6'd7;

assign grp_fu_3333_p0 = ((icmp_ln38_fu_3319_p2[0:0] == 1'b1) ? add_ln35_1_fu_3313_p2 : oh_fu_464);

assign grp_fu_3333_p1 = 5'd7;

assign grp_fu_3407_p0 = ((icmp_ln38_reg_5909[0:0] == 1'b1) ? add_ln35_fu_3382_p2 : empty_54_fu_3373_p2);

assign grp_fu_3407_p1 = 6'd7;

assign grp_fu_3458_p0 = (select_ln35_1_fu_3388_p3 + 6'd2);

assign grp_fu_3458_p1 = 6'd7;

assign grp_fu_3639_p0 = ((icmp_ln38_reg_5909[0:0] == 1'b1) ? add_ln35_reg_5994 : h_1_reg_5979);

assign grp_fu_3639_p1 = 6'd7;

assign grp_fu_3873_p0 = (j_cast_fu_3807_p1 + select_ln38_12_fu_3645_p3);

assign grp_fu_3873_p1 = 6'd7;

assign grp_fu_3908_p0 = (zext_ln51_1_fu_3900_p1 + select_ln35_11_reg_6117);

assign grp_fu_3908_p1 = 6'd7;

assign icmp_ln1466_1_fu_5642_p2 = ((ret_V_reg_8164 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1466_fu_5672_p2 = ((sext_ln1393_1_fu_5663_p1 == sub_ln1466_reg_8175) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_3304_p2 = ((indvar_flatten2679_fu_468 == 19'd270480) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_3319_p2 = ((indvar_flatten2012_fu_456 == 15'd11760) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_3345_p2 = ((indvar_flatten1194_fu_444 == 11'd588) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_3435_p2 = ((indvar_flatten568_fu_436 == 8'd147) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_3424_p2 = ((indvar_flatten_fu_428 == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_3413_p2 = ((j_fu_420 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_3843_p2 = ((or_ln57_fu_3837_p2 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_3849_p2 = ((select_ln51_fu_3780_p3 == 3'd6) ? 1'b1 : 1'b0);

assign j_cast_fu_3807_p1 = select_ln51_fu_3780_p3;

assign kernel_cast2_fu_3271_p1 = kernel_fu_440;

assign lhs_2_fu_5656_p3 = {{lhs_1_reg_8159}, {13'd0}};

assign lhs_3_fu_5592_p3 = {{lhs_1_fu_5560_p6}, {13'd0}};

assign mul142_fu_4026_p0 = mul142_fu_4026_p00;

assign mul142_fu_4026_p00 = add_ln35_reg_5994;

assign mul142_fu_4026_p1 = 13'd74;

assign mul21_fu_3988_p0 = mul21_fu_3988_p00;

assign mul21_fu_3988_p00 = empty_fu_3979_p2;

assign mul21_fu_3988_p1 = 13'd74;

assign mul24_fu_4091_p0 = mul24_fu_4091_p00;

assign mul24_fu_4091_p00 = w_1_reg_5877_pp0_iter1_reg;

assign mul24_fu_4091_p1 = 13'd74;

assign mul29_fu_4310_p0 = mul29_fu_4310_p00;

assign mul29_fu_4310_p00 = p_mid1_reg_6268;

assign mul29_fu_4310_p1 = 13'd74;

assign mul35_fu_4135_p0 = mul35_fu_4135_p00;

assign mul35_fu_4135_p00 = select_ln35_11_reg_6117;

assign mul35_fu_4135_p1 = 13'd74;

assign mul38_fu_4116_p0 = mul38_fu_4116_p00;

assign mul38_fu_4116_p00 = p_mid11674_fu_4107_p2;

assign mul38_fu_4116_p1 = 13'd74;

assign mul41_fu_4205_p0 = mul41_fu_4205_p00;

assign mul41_fu_4205_p00 = add_ln38_reg_6011_pp0_iter1_reg;

assign mul41_fu_4205_p1 = 13'd74;

assign mul_fu_4007_p0 = mul_fu_4007_p00;

assign mul_fu_4007_p00 = empty_54_reg_5984;

assign mul_fu_4007_p1 = 13'd74;

assign mul_ln1317_fu_4743_p0 = mul_ln1317_fu_4743_p00;

assign mul_ln1317_fu_4743_p00 = add_ln62_reg_6200_pp0_iter1_reg;

assign mul_ln1317_fu_4743_p1 = 13'd74;

assign mul_ln35_fu_4963_p0 = mul_ln35_fu_4963_p00;

assign mul_ln35_fu_4963_p00 = select_ln35_2_reg_5928_pp0_iter2_reg;

assign mul_ln35_fu_4963_p1 = 11'd37;

assign notlhs_fu_3598_p2 = ((chan_1_reg_5865 == 2'd2) ? 1'b1 : 1'b0);

assign notlhs_mid1_fu_3735_p2 = ((add_ln48_fu_3693_p2 == 2'd2) ? 1'b1 : 1'b0);

assign notrhs913_fu_3608_p2 = ((i_3_reg_5973 == 3'd6) ? 1'b1 : 1'b0);

assign notrhs_mid1_fu_3787_p2 = ((add_ln51_fu_3760_p2 == 3'd6) ? 1'b1 : 1'b0);

assign or_ln38_1_fu_3475_p2 = (xor_ln38_fu_3470_p2 | icmp_ln38_reg_5909);

assign or_ln38_fu_3357_p2 = (icmp_ln38_fu_3319_p2 | and_ln35_5_fu_3351_p2);

assign or_ln41_1_fu_3519_p2 = (or_ln41_fu_3514_p2 | icmp_ln38_reg_5909);

assign or_ln41_fu_3514_p2 = (and_ln38_4_fu_3498_p2 | and_ln35_5_reg_5949);

assign or_ln48_1_fu_3586_p2 = (xor_ln48_fu_3580_p2 | and_ln38_4_fu_3498_p2);

assign or_ln48_2_fu_3702_p2 = (or_ln48_fu_3698_p2 | or_ln38_reg_5964);

assign or_ln48_fu_3698_p2 = (and_ln41_3_reg_6087 | and_ln38_4_reg_6034);

assign or_ln51_1_fu_3770_p2 = (or_ln51_fu_3766_p2 | or_ln41_reg_6051);

assign or_ln51_2_fu_3775_p2 = (or_ln51_1_fu_3770_p2 | icmp_ln38_reg_5909);

assign or_ln51_fu_3766_p2 = (and_ln48_1_reg_6106 | and_ln41_3_reg_6087);

assign or_ln57_1_fu_3815_p2 = (trunc_ln57_fu_3811_p1 | select_ln48_1_fu_3729_p3);

assign or_ln57_fu_3837_p2 = (tmp1_fu_3829_p3 | select_ln51_6_fu_3800_p3);

assign p_cast10_fu_4278_p1 = empty_75_fu_4272_p2;

assign p_cast11_fu_4525_p1 = empty_80_fu_4519_p2;

assign p_cast12_fu_3299_p1 = empty_53_fu_3293_p2;

assign p_cast14_fu_5255_p1 = empty_64_fu_5249_p2;

assign p_cast17_fu_3724_p1 = empty_74_fu_3718_p2;

assign p_cast4_fu_4171_p1 = empty_55_fu_4165_p2;

assign p_mid11674_fu_4107_p2 = (select_ln35_1_reg_6000 + 6'd8);

assign p_mid1_fu_3903_p2 = (zext_ln51_1_fu_3900_p1 + select_ln35_11_reg_6117);

assign p_mid2_fu_4396_p1 = tmp_45_reg_6324;

assign p_mid3_fu_4413_p1 = tmp_47_reg_6304;

assign p_mid4_cast7_fu_4227_p1 = tmp_49_reg_6310;

assign p_mid4_cast9_fu_4224_p1 = tmp_49_reg_6310;

assign p_mid4_fu_4221_p1 = tmp_49_reg_6310;

assign p_mid5_cast_fu_4516_p1 = tmp_55_reg_6349;

assign p_mid5_fu_4513_p1 = tmp_55_reg_6349;

assign p_mid_cast6_fu_4362_p1 = tmp_43_reg_6286;

assign p_shl3_fu_3663_p3 = {{empty_70_fu_3659_p1}, {2'd0}};

assign p_shl4_fu_4286_p3 = {{empty_76_fu_4282_p1}, {3'd0}};

assign p_shl5_fu_4533_p3 = {{empty_81_fu_4529_p1}, {3'd0}};

assign p_shl6_fu_4583_p3 = {{trunc_ln1317_fu_4579_p1}, {3'd0}};

assign p_shl_fu_4179_p3 = {{empty_56_fu_4175_p1}, {3'd0}};

assign rhs_1_fu_5616_p3 = {{rhs_fu_5607_p6}, {13'd0}};

assign select_ln35_10_fu_4389_p3 = ((icmp_ln38_reg_5909_pp0_iter1_reg[0:0] == 1'b1) ? empty_63_fu_4376_p2 : empty_59_fu_4343_p2);

assign select_ln35_11_fu_3618_p3 = ((icmp_ln38_reg_5909[0:0] == 1'b1) ? add_ln35_reg_5994 : h_1_reg_5979);

assign select_ln35_1_fu_3388_p3 = ((icmp_ln38_reg_5909[0:0] == 1'b1) ? 6'd0 : w_1_reg_5877);

assign select_ln35_2_fu_3325_p3 = ((icmp_ln38_fu_3319_p2[0:0] == 1'b1) ? add_ln35_1_fu_3313_p2 : oh_fu_464);

assign select_ln35_3_fu_4723_p3 = ((icmp_ln38_reg_5909_pp0_iter2_reg[0:0] == 1'b1) ? 3'd0 : empty_51_reg_6872);

assign select_ln35_4_fu_4348_p3 = ((icmp_ln38_reg_5909_pp0_iter1_reg[0:0] == 1'b1) ? 6'd0 : tmp_28_fu_4326_p1);

assign select_ln35_5_fu_4355_p3 = ((icmp_ln38_reg_5909_pp0_iter1_reg[0:0] == 1'b1) ? 6'd0 : tmp_37_fu_4332_p1);

assign select_ln35_6_fu_3394_p3 = ((icmp_ln38_reg_5909[0:0] == 1'b1) ? sext_ln1319_2 : W_buf_6_6_q0);

assign select_ln35_8_fu_4193_p3 = ((icmp_ln38_reg_5909_pp0_iter1_reg[0:0] == 1'b1) ? tmp_43_reg_6286 : tmp_39_reg_6280);

assign select_ln35_9_fu_4382_p3 = ((icmp_ln38_reg_5909_pp0_iter1_reg[0:0] == 1'b1) ? empty_63_fu_4376_p2 : empty_58_fu_4338_p2);

assign select_ln35_fu_4953_p3 = ((icmp_ln38_reg_5909_pp0_iter2_reg[0:0] == 1'b1) ? 5'd0 : ow_fu_452);

assign select_ln38_10_fu_4440_p3 = ((and_ln35_5_reg_5949_pp0_iter1_reg[0:0] == 1'b1) ? empty_66_fu_4430_p2 : select_ln35_9_fu_4382_p3);

assign select_ln38_11_fu_4447_p3 = ((and_ln35_5_reg_5949_pp0_iter1_reg[0:0] == 1'b1) ? empty_67_fu_4435_p2 : select_ln35_10_fu_4389_p3);

assign select_ln38_12_fu_3645_p3 = ((and_ln35_5_reg_5949[0:0] == 1'b1) ? add_ln38_reg_6011 : select_ln35_1_reg_6000);

assign select_ln38_13_fu_3933_p3 = ((icmp_ln38_reg_5909[0:0] == 1'b1) ? 15'd1 : add_ln38_2_fu_3927_p2);

assign select_ln38_1_fu_4985_p3 = ((and_ln35_5_reg_5949_pp0_iter2_reg[0:0] == 1'b1) ? add_ln38_1_fu_4979_p2 : select_ln35_fu_4953_p3);

assign select_ln38_2_cast_fu_5246_p1 = select_ln38_1_reg_7693;

assign select_ln38_2_fu_4733_p3 = ((and_ln35_5_reg_5949_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln38_fu_4729_p1 : select_ln35_3_fu_4723_p3);

assign select_ln38_3_fu_4402_p3 = ((and_ln35_5_reg_5949_pp0_iter1_reg[0:0] == 1'b1) ? p_mid2_fu_4396_p1 : select_ln35_4_fu_4348_p3);

assign select_ln38_4_cast_fu_4409_p1 = select_ln38_3_fu_4402_p3;

assign select_ln38_4_fu_4419_p3 = ((and_ln35_5_reg_5949_pp0_iter1_reg[0:0] == 1'b1) ? p_mid3_fu_4413_p1 : select_ln35_5_fu_4355_p3);

assign select_ln38_5_fu_3464_p3 = ((or_ln38_reg_5964[0:0] == 1'b1) ? 2'd0 : trunc_ln35_reg_5890);

assign select_ln38_6_fu_3628_p3 = ((or_ln38_reg_5964[0:0] == 1'b1) ? 4'd0 : empty_53_reg_5895);

assign select_ln38_7_fu_3480_p3 = ((and_ln35_5_reg_5949[0:0] == 1'b1) ? sext_ln1319_2 : select_ln35_6_fu_3394_p3);

assign select_ln38_8_fu_5290_p3 = ((and_ln35_5_reg_5949_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln38_1_fu_5287_p1 : empty_62_fu_5243_p1);

assign select_ln38_9_fu_4247_p3 = ((and_ln35_5_reg_5949_pp0_iter1_reg[0:0] == 1'b1) ? p_mid4_fu_4221_p1 : zext_ln35_1_fu_4198_p1);

assign select_ln38_fu_3452_p3 = ((or_ln38_reg_5964[0:0] == 1'b1) ? 3'd0 : kernel_1_reg_5872);

assign select_ln41_1_fu_3650_p3 = ((and_ln38_4_reg_6034[0:0] == 1'b1) ? add_ln41_reg_6046 : select_ln38_reg_6018);

assign select_ln41_2_cast_fu_3655_p1 = select_ln41_1_fu_3650_p3;

assign select_ln41_2_fu_3554_p3 = ((and_ln38_4_fu_3498_p2[0:0] == 1'b1) ? empty_68_fu_3510_p1 : select_ln38_5_fu_3464_p3);

assign select_ln41_3_fu_3682_p3 = ((and_ln38_4_reg_6034[0:0] == 1'b1) ? empty_69_reg_6067 : select_ln38_6_fu_3628_p3);

assign select_ln41_4_fu_3884_p3 = ((and_ln38_4_reg_6034[0:0] == 1'b1) ? W_buf_6_6_load_1_reg_6137 : select_ln38_7_reg_6029);

assign select_ln41_5_fu_5297_p3 = ((and_ln38_4_reg_6034_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln38_1_fu_5287_p1 : select_ln38_8_fu_5290_p3);

assign select_ln41_6_fu_4254_p3 = ((and_ln38_4_reg_6034_pp0_iter1_reg[0:0] == 1'b1) ? p_mid4_fu_4221_p1 : select_ln38_9_fu_4247_p3);

assign select_ln41_7_fu_4464_p3 = ((and_ln38_4_reg_6034_pp0_iter1_reg[0:0] == 1'b1) ? empty_72_fu_4454_p2 : select_ln38_10_fu_4440_p3);

assign select_ln41_8_fu_4471_p3 = ((and_ln38_4_reg_6034_pp0_iter1_reg[0:0] == 1'b1) ? empty_73_fu_4459_p2 : select_ln38_11_fu_4447_p3);

assign select_ln41_9_fu_3920_p3 = ((or_ln38_reg_5964[0:0] == 1'b1) ? 11'd1 : add_ln41_1_fu_3914_p2);

assign select_ln41_fu_3524_p3 = ((or_ln41_1_fu_3519_p2[0:0] == 1'b1) ? 2'd0 : chan_1_reg_5865);

assign select_ln48_1_fu_3729_p3 = ((and_ln41_3_reg_6087[0:0] == 1'b1) ? add_ln48_fu_3693_p2 : select_ln41_reg_6061);

assign select_ln48_2_fu_3741_p3 = ((and_ln41_3_reg_6087[0:0] == 1'b1) ? notlhs_mid1_fu_3735_p2 : and_ln41_fu_3677_p2);

assign select_ln48_3_cast_fu_3889_p1 = select_ln48_3_reg_6163;

assign select_ln48_3_fu_3748_p3 = ((and_ln41_3_reg_6087[0:0] == 1'b1) ? empty_74_fu_3718_p2 : select_ln41_3_fu_3682_p3);

assign select_ln48_4_fu_3893_p3 = ((and_ln41_3_reg_6087[0:0] == 1'b1) ? W_buf_6_6_q0 : select_ln41_4_fu_3884_p3);

assign select_ln48_5_fu_5304_p3 = ((and_ln41_3_reg_6087_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln38_1_fu_5287_p1 : select_ln41_5_fu_5297_p3);

assign select_ln48_6_fu_4300_p3 = ((and_ln41_3_reg_6087_pp0_iter1_reg[0:0] == 1'b1) ? p_mid4_fu_4221_p1 : select_ln41_6_fu_4254_p3);

assign select_ln48_7_fu_4499_p3 = ((and_ln41_3_reg_6087_pp0_iter1_reg[0:0] == 1'b1) ? empty_78_fu_4489_p2 : select_ln41_7_fu_4464_p3);

assign select_ln48_8_fu_4506_p3 = ((and_ln41_3_reg_6087_pp0_iter1_reg[0:0] == 1'b1) ? empty_79_fu_4494_p2 : select_ln41_8_fu_4471_p3);

assign select_ln48_9_fu_4066_p3 = ((or_ln41_1_reg_6056[0:0] == 1'b1) ? 8'd1 : add_ln48_1_fu_4060_p2);

assign select_ln48_fu_3707_p3 = ((or_ln48_2_fu_3702_p2[0:0] == 1'b1) ? 3'd0 : i_3_reg_5973);

assign select_ln51_1_fu_3793_p3 = ((and_ln48_1_reg_6106[0:0] == 1'b1) ? notrhs_mid1_fu_3787_p2 : and_ln48_fu_3755_p2);

assign select_ln51_2_fu_5315_p3 = ((and_ln48_1_reg_6106_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln51_fu_5311_p1 : select_ln48_5_fu_5304_p3);

assign select_ln51_3_fu_4559_p3 = ((and_ln48_1_reg_6106_pp0_iter1_reg[0:0] == 1'b1) ? p_mid5_fu_4513_p1 : select_ln48_6_reg_6344);

assign select_ln51_4_cast_fu_4615_p1 = select_ln51_4_reg_6360;

assign select_ln51_4_fu_4597_p3 = ((and_ln48_1_reg_6106_pp0_iter1_reg[0:0] == 1'b1) ? empty_83_fu_4547_p2 : select_ln48_7_fu_4499_p3);

assign select_ln51_53_cast_fu_4667_p1 = select_ln51_5_reg_6365;

assign select_ln51_5_fu_4604_p3 = ((and_ln48_1_reg_6106_pp0_iter1_reg[0:0] == 1'b1) ? empty_84_fu_4553_p2 : select_ln48_8_fu_4506_p3);

assign select_ln51_6_fu_3800_p3 = ((and_ln48_1_reg_6106[0:0] == 1'b1) ? add_ln51_fu_3760_p2 : select_ln48_fu_3707_p3);

assign select_ln51_7_fu_4053_p3 = ((or_ln48_2_reg_6147[0:0] == 1'b1) ? 6'd1 : add_ln51_1_fu_4047_p2);

assign select_ln51_fu_3780_p3 = ((or_ln51_2_fu_3775_p2[0:0] == 1'b1) ? 3'd0 : j_load_reg_5989);

assign sext_ln1393_1_fu_5663_p1 = lhs_2_fu_5656_p3;

assign sub_ln1317_fu_4591_p2 = (p_shl6_fu_4583_p3 - zext_ln1317_1_fu_4575_p1);

assign sub_ln1466_fu_5631_p2 = ($signed(32'd0) - $signed(grp_fu_5732_p3));

assign tmp1_fu_3829_p3 = {{tmp_56_fu_3821_p3}, {or_ln57_1_fu_3815_p2}};

assign tmp_11_fu_3275_p3 = {{trunc_ln35_fu_3261_p1}, {2'd0}};

assign tmp_28_cast_fu_4329_p1 = tmp_35_reg_6298;

assign tmp_28_fu_4326_p1 = tmp_35_reg_6298;

assign tmp_37_fu_4332_p1 = tmp_36_reg_6274;

assign tmp_38_fu_4151_p3 = {{chan_1_reg_5865_pp0_iter1_reg}, {3'd0}};

assign tmp_40_cast_fu_4158_p1 = tmp_38_fu_4151_p3;

assign tmp_41_cast_fu_4162_p1 = tmp_39_reg_6280;

assign tmp_41_fu_5219_p3 = {{tmp_40_reg_7687}, {4'd0}};

assign tmp_42_fu_5226_p3 = {{tmp_40_reg_7687}, {2'd0}};

assign tmp_44_fu_4365_p3 = {{tmp_43_reg_6286}, {3'd0}};

assign tmp_46_fu_5233_p1 = tmp_42_fu_5226_p3;

assign tmp_48_fu_4372_p1 = tmp_44_fu_4365_p3;

assign tmp_50_fu_4237_p1 = tmp_52_fu_4230_p3;

assign tmp_51_fu_3535_p3 = {{empty_68_fu_3510_p1}, {2'd0}};

assign tmp_52_fu_4230_p3 = {{tmp_49_reg_6310}, {3'd0}};

assign tmp_53_cast_fu_4268_p1 = tmp_53_fu_4261_p3;

assign tmp_53_fu_4261_p3 = {{add_ln48_reg_6142}, {3'd0}};

assign tmp_54_cast_fu_4485_p1 = tmp_54_fu_4478_p3;

assign tmp_54_fu_4478_p3 = {{select_ln48_1_reg_6157_pp0_iter1_reg}, {3'd0}};

assign tmp_56_fu_3821_p3 = select_ln51_fu_3780_p3[32'd2];

assign tmp_57_fu_4749_p4 = {{mul_ln1317_fu_4743_p2[12:9]}};

assign trunc_ln1317_fu_4579_p1 = add_ln1317_fu_4569_p2[4:0];

assign trunc_ln1393_fu_5628_p1 = grp_fu_5732_p3[28:0];

assign trunc_ln35_1_fu_4611_p1 = grp_fu_3333_p2[2:0];

assign trunc_ln35_fu_3261_p1 = kernel_fu_440[1:0];

assign trunc_ln38_1_fu_5287_p1 = p_mid11800_reg_7698[2:0];

assign trunc_ln38_fu_4729_p1 = grp_fu_3458_p2[2:0];

assign trunc_ln51_fu_5311_p1 = grp_fu_3908_p2[2:0];

assign trunc_ln57_fu_3811_p1 = select_ln51_fu_3780_p3[1:0];

assign xor_ln35_fu_3339_p2 = (icmp_ln38_fu_3319_p2 ^ 1'd1);

assign xor_ln38_fu_3470_p2 = (icmp_ln41_reg_5944 ^ 1'd1);

assign xor_ln41_fu_3562_p2 = (1'd1 ^ and_ln38_4_fu_3498_p2);

assign xor_ln48_fu_3580_p2 = (1'd1 ^ and_ln38_3_fu_3492_p2);

assign zext_ln1317_1_fu_4575_p1 = add_ln1317_fu_4569_p2;

assign zext_ln1317_3_fu_4759_p1 = tmp_57_fu_4749_p4;

assign zext_ln1317_4_fu_4992_p1 = add_ln1317_1_reg_7612;

assign zext_ln1317_fu_4565_p1 = select_ln51_3_fu_4559_p3;

assign zext_ln35_1_fu_4198_p1 = select_ln35_8_fu_4193_p3;

assign zext_ln38_1_fu_4416_p1 = tmp_47_reg_6304;

assign zext_ln38_2_fu_4426_p1 = select_ln38_4_fu_4419_p3;

assign zext_ln38_fu_4399_p1 = tmp_45_reg_6324;

assign zext_ln41_1_fu_3549_p1 = empty_69_fu_3543_p2;

assign zext_ln41_fu_4335_p1 = tmp_36_reg_6274;

assign zext_ln51_1_fu_3900_p1 = add_ln51_reg_6168;

assign zext_ln51_fu_3369_p1 = i_fu_424;

always @ (posedge ap_clk) begin
    select_ln48_3_cast_reg_6206[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    select_ln48_3_cast_reg_6206_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    select_ln48_6_reg_6344[5:4] <= 2'b00;
end

endmodule //tiled_conv_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J
