Charles Alpert , Anirudh Devgan, Wire segmenting for improved buffer insertion, Proceedings of the 34th annual Design Automation Conference, p.588-593, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266291]
D. Blaauw , K. Chopra , A. Srivastava , L. Scheffer, Statistical Timing Analysis: From Basic Principles to State of the Art, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.589-607, April 2008[doi>10.1109/TCAD.2007.907047]
Shashank Bujimalla , Cheng-Kok Koh, Synthesis of low power clock trees for handling power-supply variations, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960408]
Yeh-Chi Chang , Chun-Kai Wang , Hung-Ming Chen, On construction low power and robust clock tree via slew budgeting, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160945]
CPLEX. 2010. IBM ilog cplex optimizer v12.2. http://www01.ibm.com/software/integration/optimization/cplex-optimizer/.
Shiyan Hu , C. J. Alpert , Jiang Hu , S. K. Karandikar , Zhuo Li , Weiping Shi , C. N. Sze, Fast Algorithms for Slew-Constrained Minimum Cost Buffering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.2009-2022, November 2007[doi>10.1109/TCAD.2007.906477]
Steven D. Kugelmass , Kenneth Steiglitz, An Upper Bound on Expected Clock Skew in Synchronous Systems, IEEE Transactions on Computers, v.39 n.12, p.1475-1477, December 1990[doi>10.1109/12.61068]
Dong-Jin Lee , Myung-Chul Kim , Igor L. Markov, Low-power clock trees for CPUs, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Dong-Jin Lee , Igor L. Markov, Multilevel tree fusion for robust clock networks, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Tarun Mittal , Cheng-Kok Koh, Cross link insertion for improving tolerance to variations in clock network synthesis, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960407]
NIST. 2012. NIST/SEMATECH e-handbook of statistical methods. http://www.itl.nist.gov/div898/handbook/.
PTM. 2011. Predictive technology model. http://ptm.asu.edu/.
A. Rajaram , Jiang Hu , R. Mahapatra, Reducing clock skew variability via crosslinks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1176-1182, June 2006[doi>10.1109/TCAD.2005.855928]
P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. H. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler, C. J. Alpert, C. A. Carter, R. N. Bailey, J. G. Petrovick, B. L. Krauter, and B. D. McCredie. 2001. A clock distribution network for microprocessors. IEEE J. Solid-State Circ. 36, 5, 792--799.
Xin-Wei Shih , Yao-Wen Chang, Fast timing-model independent buffered clock-tree synthesis, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837296]
Xin-Wei Shih , Hsu-Chieh Lee , Kuan-Hsien Ho , Yao-Wen Chang, High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
C. N. Sze, ISPD 2010 high performance clock network synthesis contest: benchmark suite and results, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735058]
C. N. Sze , Phillip Restle , Gi-Joon Nam , Charles Alpert, Ispd2009 clock network synthesis contest, Proceedings of the 2009 international symposium on Physical design, March 29-April 01, 2009, San Diego, California, USA[doi>10.1145/1514932.1514965]
L. P. P. P. van Ginneken. 1990. Buffer placement in distributed rc-tree networks for minimal elmore delay. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'90). 865--868.
Linfu Xiao , Zigang Xiao , Zaichen Qian , Yan Jiang , Tao Huang , Haitong Tian , Evangeline F. Y. Young, Local clock skew minimization using blockage-aware mixed tree-mesh clock network, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
