Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/andy/Bloat/Vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 99bb8ba48af54c3584218e26f5b51b7f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_qlue_cisc_behav xil_defaultlib.tb_qlue_cisc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.qlue_cisc
Compiling module xil_defaultlib.tb_qlue_cisc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_qlue_cisc_behav
