#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f4b6c02df0 .scope module, "Master_Slave_controller" "Master_Slave_controller" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "SPIF";
    .port_info 12 /OUTPUT 1 "BRG_clr";
    .port_info 13 /OUTPUT 1 "SPDR_wr_en";
    .port_info 14 /OUTPUT 1 "SPDR_rd_en";
P_000001f4b6c02f80 .param/l "Idle" 1 2 22, +C4<00000000000000000000000000000000>;
P_000001f4b6c02fb8 .param/l "Run" 1 2 22, +C4<00000000000000000000000000000001>;
P_000001f4b6c02ff0 .param/l "Update" 1 2 22, +C4<00000000000000000000000000000010>;
o000001f4b6c3ff98 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f4b6c3edf0 .functor NOT 1, o000001f4b6c3ff98, C4<0>, C4<0>, C4<0>;
o000001f4b6c400b8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f4b6c3ec30 .functor OR 1, L_000001f4b6c3edf0, o000001f4b6c400b8, C4<0>, C4<0>;
o000001f4b6c40058 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f4b6c3ed80 .functor NOT 1, o000001f4b6c40058, C4<0>, C4<0>, C4<0>;
L_000001f4b6c3ee60 .functor OR 1, L_000001f4b6c3ec30, L_000001f4b6c3ed80, C4<0>, C4<0>;
v000001f4b6c03360_0 .net "BRG_clr", 0 0, L_000001f4b6c3ee60;  1 drivers
v000001f4b6c33dd0_0 .net "MSTR", 0 0, o000001f4b6c3ff98;  0 drivers
v000001f4b6c33e70_0 .var "Reg_write_en", 0 0;
v000001f4b6c33f10_0 .var "SPDR_rd_en", 0 0;
v000001f4b6c33fb0_0 .var "SPDR_wr_en", 0 0;
v000001f4b6c34050_0 .net "SPE", 0 0, o000001f4b6c40058;  0 drivers
v000001f4b6c340f0_0 .var "SPIF", 0 0;
v000001f4b6c34190_0 .net "SS", 0 0, o000001f4b6c400b8;  0 drivers
v000001f4b6c85c20_0 .var "Shifter_en", 0 0;
v000001f4b6c850e0_0 .net *"_ivl_0", 0 0, L_000001f4b6c3edf0;  1 drivers
v000001f4b6c854a0_0 .net *"_ivl_2", 0 0, L_000001f4b6c3ec30;  1 drivers
v000001f4b6c85cc0_0 .net *"_ivl_4", 0 0, L_000001f4b6c3ed80;  1 drivers
o000001f4b6c401a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f4b6c85f40_0 .net "clk", 0 0, o000001f4b6c401a8;  0 drivers
o000001f4b6c401d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f4b6c85180_0 .net "control_BaudRate", 0 0, o000001f4b6c401d8;  0 drivers
o000001f4b6c40208 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f4b6c85540_0 .net "counter", 2 0, o000001f4b6c40208;  0 drivers
v000001f4b6c857c0_0 .var "counter_enable", 0 0;
v000001f4b6c85b80_0 .var "current_state", 1 0;
v000001f4b6c85040_0 .var "idle", 0 0;
v000001f4b6c85220_0 .var "next_state", 1 0;
o000001f4b6c402f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f4b6c85860_0 .net "rst", 0 0, o000001f4b6c402f8;  0 drivers
v000001f4b6c852c0_0 .var "temp", 0 0;
E_000001f4b6c277c0 .event anyedge, v000001f4b6c85b80_0;
E_000001f4b6c27240 .event posedge, v000001f4b6c85f40_0;
E_000001f4b6c27800 .event anyedge, v000001f4b6c85b80_0, v000001f4b6c34190_0, v000001f4b6c34050_0, v000001f4b6c85540_0;
E_000001f4b6c27c40/0 .event negedge, v000001f4b6c85860_0;
E_000001f4b6c27c40/1 .event posedge, v000001f4b6c85180_0;
E_000001f4b6c27c40 .event/or E_000001f4b6c27c40/0, E_000001f4b6c27c40/1;
    .scope S_000001f4b6c02df0;
T_0 ;
    %wait E_000001f4b6c27c40;
    %load/vec4 v000001f4b6c85860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b6c85b80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f4b6c85220_0;
    %assign/vec4 v000001f4b6c85b80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f4b6c02df0;
T_1 ;
    %wait E_000001f4b6c27800;
    %load/vec4 v000001f4b6c85b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000001f4b6c34190_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001f4b6c34050_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4b6c85220_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4b6c85220_0, 0, 2;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000001f4b6c85540_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4b6c85220_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4b6c85220_0, 0, 2;
T_1.8 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4b6c85220_0, 0, 2;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f4b6c02df0;
T_2 ;
    %wait E_000001f4b6c27240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b6c852c0_0, 0;
    %load/vec4 v000001f4b6c85b80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001f4b6c85220_0;
    %assign/vec4 v000001f4b6c85b80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f4b6c85b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001f4b6c852c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b6c852c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001f4b6c85220_0;
    %assign/vec4 v000001f4b6c85b80_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f4b6c02df0;
T_3 ;
    %wait E_000001f4b6c277c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c85040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c33f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c33fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c85c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c340f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c33e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c857c0_0, 0, 1;
    %load/vec4 v000001f4b6c85b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c85040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c33f10_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b6c340f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c33e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c85c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c857c0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c85040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c33fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c340f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b6c33e70_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Master_Slave_controller.v";
