# Tiny Tapeout project information
project:
  title:        "8 bit Synch"      # Project title
  author:       "mariam"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "write verilog code for an 8-bit programmable, synchronous counter with tri-state outputs. 'Programmable' means that a 8-bit base word can be loaded into the counter (i.e., load function).\nThe load can be synchronous or asynchronous (your choice). Inputs are: clock, reset, load, tri-state output enable, 8-bit base count. There are 8 outputs (counter state)."
  language:     "SystemVerilog" # can i do this in sysv?
  clock_hz:     100       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_8bit_prog_counter"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "counter.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "LOAD_VAL[0]"
  ui[1]: "LOAD_VAL[1]"
  ui[2]: "LOAD_VAL[2]"
  ui[3]: "LOAD_VAL[3]"
  ui[4]: "LOAD_VAL[4]"
  ui[5]: "LOAD_VAL[5]"
  ui[6]: "LOAD_VAL[6]"
  ui[7]: "LOAD_VAL[7]"

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "BIDIR: LOAD_EN (input) / CNTR[0] (output)"
  uio[1]: "BIDIR: OUT_EN (input) / CNTR[1] (output)"
  uio[2]: "CNTR[2] (output)"
  uio[3]: "CNTR[3] (output)"
  uio[4]: "CNTR[4] (output)"
  uio[5]: "CNTR[5] (output)"
  uio[6]: "CNTR[6] (output)"
  uio[7]: "CNTR[7] (output)"

# Do not change!
yaml_version: 6
