<stg><name>exec_pipeline_Pipeline_VITIS_LOOP_6_1</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %st1_m_fifo_b_m_size_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_size_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %st1_m_fifo_a_m_size_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_size_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %lhs_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 255, i8 %lhs_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 255, i8 %lhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %st1_m_fifo_a_m_size_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %st1_m_fifo_b_m_size_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i3 0, i3 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_V_1 = load i3 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:2 %st1_m_fifo_a_m_size_V_2 = load i8 %st1_m_fifo_a_m_size_V

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_size_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:4 %icmp_ln1027 = icmp_eq  i3 %i_V_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:6 %i_V_2 = add i3 %i_V_1, i3 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:7 %br_ln6 = br i1 %icmp_ln1027, void %for.inc.i.split, void %for.body.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:1 %icmp_ln1019 = icmp_eq  i8 %st1_m_fifo_a_m_size_V_2, i8 10

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.split:2 %br_ln12 = br i1 %icmp_ln1019, void %if.end.i.i, void %for.inc.i.split._ZN9FifoSaHls7enqueueE1W.exit.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end.i.i:0 %lhs_1_load_1 = load i8 %lhs_1

]]></Node>
<StgValue><ssdm name="lhs_1_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8">
<![CDATA[
if.end.i.i:1 %sext_ln1495 = sext i8 %lhs_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1495"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:2 %ret_V = add i9 %sext_ln1495, i9 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split._ZN9FifoSaHls7enqueueE1W.exit.i_crit_edge:0 %store_ln12 = store i8 10, i8 %st1_m_fifo_a_m_size_V

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split._ZN9FifoSaHls7enqueueE1W.exit.i_crit_edge:1 %br_ln12 = br void %_ZN9FifoSaHls7enqueueE1W.exit.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN9FifoSaHls7enqueueE1W.exit30.i:0 %store_ln6 = store i3 %i_V_2, i3 %i_V

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
_ZN9FifoSaHls7enqueueE1W.exit30.i:1 %br_ln6 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:1 %st1_m_fifo_b_m_size_V_1 = load i8 %st1_m_fifo_b_m_size_V

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_size_V_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9FifoSaHls7enqueueE1W.exit.i:0 %icmp_ln1019_1 = icmp_eq  i8 %st1_m_fifo_b_m_size_V_1, i8 10

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN9FifoSaHls7enqueueE1W.exit.i:1 %br_ln12 = br i1 %icmp_ln1019_1, void %if.end.i29.i, void %_ZN9FifoSaHls7enqueueE1W.exit.i._ZN9FifoSaHls7enqueueE1W.exit30.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end.i29.i:0 %lhs_load_1 = load i8 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
if.end.i29.i:1 %sext_ln1495_1 = sext i8 %lhs_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1495_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:2 %ret_V_1 = add i9 %sext_ln1495_1, i9 1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN9FifoSaHls7enqueueE1W.exit.i._ZN9FifoSaHls7enqueueE1W.exit30.i_crit_edge:0 %store_ln12 = store i8 10, i8 %st1_m_fifo_b_m_size_V

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
_ZN9FifoSaHls7enqueueE1W.exit.i._ZN9FifoSaHls7enqueueE1W.exit30.i_crit_edge:1 %br_ln12 = br void %_ZN9FifoSaHls7enqueueE1W.exit30.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.preheader.exitStub:0 %lhs_load = load i8 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.preheader.exitStub:1 %lhs_1_load = load i8 %lhs_1

]]></Node>
<StgValue><ssdm name="lhs_1_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.preheader.exitStub:2 %write_ln840 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_a_m_size_V_out, i8 %st1_m_fifo_a_m_size_V_2

]]></Node>
<StgValue><ssdm name="write_ln840"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_a_m_rear_V_7_out, i8 %lhs_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.preheader.exitStub:4 %write_ln840 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_b_m_size_V_out, i8 %st1_m_fifo_b_m_size_V_1

]]></Node>
<StgValue><ssdm name="write_ln840"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_b_m_rear_V_7_out, i8 %lhs_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
for.body.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="62" st_id="6" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="70" st_id="10" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="72" st_id="11" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="74" st_id="12" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i.i:13 %st1_m_fifo_a_m_size_V_3 = add i8 %st1_m_fifo_a_m_size_V_2, i8 1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_size_V_3"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i:15 %store_ln19 = store i8 %st1_m_fifo_a_m_size_V_3, i8 %st1_m_fifo_a_m_size_V

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="78" st_id="13" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:3 %srem_ln1514 = srem i9 %ret_V, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5">
<![CDATA[
if.end.i.i:4 %st1_m_fifo_a_m_rear_V = trunc i5 %srem_ln1514

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_rear_V"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
if.end.i.i:5 %sext_ln16 = sext i5 %st1_m_fifo_a_m_rear_V

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
if.end.i.i:6 %zext_ln541 = zext i5 %st1_m_fifo_a_m_rear_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i:7 %st1_m_fifo_a_m_arr_th_idx_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_th_idx_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_arr_th_idx_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i:8 %st1_m_fifo_a_m_arr_cell_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_cell_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_arr_cell_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i:9 %st1_m_fifo_a_m_arr_node_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_node_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="st1_m_fifo_a_m_arr_node_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
if.end.i.i:10 %store_ln17 = store i8 0, i4 %st1_m_fifo_a_m_arr_th_idx_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
if.end.i.i:11 %store_ln17 = store i8 0, i4 %st1_m_fifo_a_m_arr_cell_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
if.end.i.i:12 %store_ln17 = store i8 255, i4 %st1_m_fifo_a_m_arr_node_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i:14 %store_ln19 = store i8 %sext_ln16, i8 %lhs_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i:16 %br_ln19 = br void %_ZN9FifoSaHls7enqueueE1W.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i29.i:13 %st1_m_fifo_b_m_size_V_2 = add i8 %st1_m_fifo_b_m_size_V_1, i8 1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_size_V_2"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i29.i:15 %store_ln19 = store i8 %st1_m_fifo_b_m_size_V_2, i8 %st1_m_fifo_b_m_size_V

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="93" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i29.i:3 %srem_ln1514_1 = srem i9 %ret_V_1, i9 10

]]></Node>
<StgValue><ssdm name="srem_ln1514_1"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5">
<![CDATA[
if.end.i29.i:4 %st1_m_fifo_b_m_rear_V = trunc i5 %srem_ln1514_1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_rear_V"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
if.end.i29.i:5 %sext_ln16_1 = sext i5 %st1_m_fifo_b_m_rear_V

]]></Node>
<StgValue><ssdm name="sext_ln16_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
if.end.i29.i:6 %zext_ln541_1 = zext i5 %st1_m_fifo_b_m_rear_V

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i29.i:7 %st1_m_fifo_b_m_arr_th_idx_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_th_idx_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_arr_th_idx_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i29.i:8 %st1_m_fifo_b_m_arr_cell_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_cell_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_arr_cell_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i29.i:9 %st1_m_fifo_b_m_arr_node_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_node_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="st1_m_fifo_b_m_arr_node_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
if.end.i29.i:10 %store_ln17 = store i8 0, i4 %st1_m_fifo_b_m_arr_th_idx_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
if.end.i29.i:11 %store_ln17 = store i8 0, i4 %st1_m_fifo_b_m_arr_cell_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
if.end.i29.i:12 %store_ln17 = store i8 255, i4 %st1_m_fifo_b_m_arr_node_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i29.i:14 %store_ln19 = store i8 %sext_ln16_1, i8 %lhs

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.end.i29.i:16 %br_ln19 = br void %_ZN9FifoSaHls7enqueueE1W.exit30.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
