INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aryan/vlsi_lab/experiment_4/experiment_4.srcs/sources_1/new/Seq_detector_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seq_detector_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aryan/vlsi_lab/experiment_4/experiment_4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aryan/vlsi_lab/experiment_4/experiment_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
