0.6
2016.4
Dec 14 2016
22:58:16
E:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/Code/FFT_Control.v,1508946667,verilog,,,,FFT_Control,,,,,,,,
E:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/Code/TOP.v,1508773793,verilog,,,,TOP,,,,,,,,
E:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/Code/test_wave.v,1508865180,verilog,,,,test_wave,,,,,,,,
E:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/IP_Core/FFT/FFT/sim/FFT.vhd,1508945004,vhdl,,,,fft,,,,,,,,
E:/Workspace/Vivado_16.4/2017_10_21_FFT/Design/IP_Core/ROM/ROM/sim/ROM.v,1508236486,verilog,,,,ROM,,,,,,,,
E:/Workspace/Vivado_16.4/2017_10_21_FFT/FFT.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
E:/Workspace/Vivado_16.4/2017_10_21_FFT/TestBeach/tb_fft.v,1508773951,verilog,,,,tb_fft,,,,,,,,
