// Seed: 3742076717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  id_8(
      id_2 && -1'h0, -1
  );
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    output wire id_7,
    output supply0 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri id_11,
    id_16,
    input wire id_12,
    input uwire id_13,
    output tri0 id_14
);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  initial id_0 <= -1;
endmodule
