# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 12:51:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 12:51:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 12:51:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 12:51:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 12:51:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 12:51:59 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_RegPOINTTYPE at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v line 81
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 12:59:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 12:59:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 12:59:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 12:59:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 12:59:59 on May 11,2022, Elapsed time: 0:08:00
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 12:59:59 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_DEBOUNCE1 at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v line 77
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:02:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:02:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:02:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:02:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:02:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:02:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:02:45 on May 11,2022, Elapsed time: 0:02:46
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:02:45 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:11 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:10:11 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:11 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:12 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:10:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:10:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:10:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:10:14 on May 11,2022, Elapsed time: 0:07:29
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:10:14 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_STATEMACHINEBACKG at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v line 136
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:12:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:12:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:12:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:12:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:12:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:12:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:12:44 on May 11,2022, Elapsed time: 0:02:30
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:12:45 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:15:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:15:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:15:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:15:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:13 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:15:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:14 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:15:14 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:15:16 on May 11,2022, Elapsed time: 0:02:31
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:15:16 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:17:16 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:17:16 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:17:16 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:17:16 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:17:16 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:17 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:17:17 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:17:19 on May 11,2022, Elapsed time: 0:02:03
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:17:19 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:50 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:19:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:50 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:19:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:50 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:19:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:50 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:19:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:50 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:19:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:51 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:19:51 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:19:53 on May 11,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:19:53 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 13:25:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 13:25:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 13:25:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(89): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:46 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 13:25:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:47 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 13:25:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 13:25:48 on May 11,2022, Elapsed time: 0:05:55
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 13:25:48 on May 11,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(574): [TFMPC] - Too few port connections. Expected 21, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_REGISTERCOMPARATOR_1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(574): [TFMPC] - Missing connection for port 'CC_REGISTERCOMPARATOR_POWERUP'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
# End time: 21:47:47 on May 11,2022, Elapsed time: 8:21:59
# Errors: 0, Warnings: 42
