#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a7d190eeb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001a7d194d320_0 .net "PC", 31 0, v000001a7d19474a0_0;  1 drivers
v000001a7d194c240_0 .var "clk", 0 0;
v000001a7d194ce20_0 .net "clkout", 0 0, L_000001a7d194e880;  1 drivers
v000001a7d194bd40_0 .net "cycles_consumed", 31 0, v000001a7d19492d0_0;  1 drivers
v000001a7d194bfc0_0 .var "rst", 0 0;
S_000001a7d190f1d0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001a7d190eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001a7d1925d80 .param/l "RType" 0 4 2, C4<000000>;
P_000001a7d1925db8 .param/l "add" 0 4 5, C4<100000>;
P_000001a7d1925df0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a7d1925e28 .param/l "addu" 0 4 5, C4<100001>;
P_000001a7d1925e60 .param/l "and_" 0 4 5, C4<100100>;
P_000001a7d1925e98 .param/l "andi" 0 4 8, C4<001100>;
P_000001a7d1925ed0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a7d1925f08 .param/l "bne" 0 4 10, C4<000101>;
P_000001a7d1925f40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001a7d1925f78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a7d1925fb0 .param/l "j" 0 4 12, C4<000010>;
P_000001a7d1925fe8 .param/l "jal" 0 4 12, C4<000011>;
P_000001a7d1926020 .param/l "jr" 0 4 6, C4<001000>;
P_000001a7d1926058 .param/l "lw" 0 4 8, C4<100011>;
P_000001a7d1926090 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a7d19260c8 .param/l "or_" 0 4 5, C4<100101>;
P_000001a7d1926100 .param/l "ori" 0 4 8, C4<001101>;
P_000001a7d1926138 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a7d1926170 .param/l "sll" 0 4 6, C4<000000>;
P_000001a7d19261a8 .param/l "slt" 0 4 5, C4<101010>;
P_000001a7d19261e0 .param/l "slti" 0 4 8, C4<101010>;
P_000001a7d1926218 .param/l "srl" 0 4 6, C4<000010>;
P_000001a7d1926250 .param/l "sub" 0 4 5, C4<100010>;
P_000001a7d1926288 .param/l "subu" 0 4 5, C4<100011>;
P_000001a7d19262c0 .param/l "sw" 0 4 8, C4<101011>;
P_000001a7d19262f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a7d1926330 .param/l "xori" 0 4 8, C4<001110>;
L_000001a7d18f46d0 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194ea40 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194e6c0 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194dd90 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194e260 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194e110 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194de00 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194e7a0 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194e880 .functor OR 1, v000001a7d194c240_0, v000001a7d19128d0_0, C4<0>, C4<0>;
L_000001a7d194e810 .functor OR 1, L_000001a7d194cec0, L_000001a7d194ca60, C4<0>, C4<0>;
L_000001a7d194e8f0 .functor AND 1, L_000001a7d194d8c0, L_000001a7d194c6a0, C4<1>, C4<1>;
L_000001a7d194e5e0 .functor NOT 1, v000001a7d194bfc0_0, C4<0>, C4<0>, C4<0>;
L_000001a7d194e9d0 .functor OR 1, L_000001a7d19e8150, L_000001a7d19e7b10, C4<0>, C4<0>;
L_000001a7d194e0a0 .functor OR 1, L_000001a7d194e9d0, L_000001a7d19e72f0, C4<0>, C4<0>;
L_000001a7d194e960 .functor OR 1, L_000001a7d19e7bb0, L_000001a7d19e8b50, C4<0>, C4<0>;
L_000001a7d194e730 .functor AND 1, L_000001a7d19e8510, L_000001a7d194e960, C4<1>, C4<1>;
L_000001a7d194e340 .functor OR 1, L_000001a7d19e8470, L_000001a7d19e8650, C4<0>, C4<0>;
L_000001a7d194eb90 .functor AND 1, L_000001a7d19e7a70, L_000001a7d194e340, C4<1>, C4<1>;
L_000001a7d194dcb0 .functor NOT 1, L_000001a7d194e880, C4<0>, C4<0>, C4<0>;
v000001a7d19475e0_0 .net "ALUOp", 3 0, v000001a7d1911d90_0;  1 drivers
v000001a7d1948120_0 .net "ALUResult", 31 0, v000001a7d1945df0_0;  1 drivers
v000001a7d1947fe0_0 .net "ALUSrc", 0 0, v000001a7d1912010_0;  1 drivers
v000001a7d1947680_0 .net "ALUin2", 31 0, L_000001a7d19e7d90;  1 drivers
v000001a7d1947720_0 .net "MemReadEn", 0 0, v000001a7d1913190_0;  1 drivers
v000001a7d19477c0_0 .net "MemWriteEn", 0 0, v000001a7d1912330_0;  1 drivers
v000001a7d1946d20_0 .net "MemtoReg", 0 0, v000001a7d1912510_0;  1 drivers
v000001a7d1948300_0 .net "PC", 31 0, v000001a7d19474a0_0;  alias, 1 drivers
v000001a7d1947e00_0 .net "PCPlus1", 31 0, L_000001a7d194d780;  1 drivers
v000001a7d1946be0_0 .net "PCsrc", 1 0, v000001a7d1944770_0;  1 drivers
v000001a7d1946fa0_0 .net "RegDst", 0 0, v000001a7d19125b0_0;  1 drivers
v000001a7d1946a00_0 .net "RegWriteEn", 0 0, v000001a7d1912fb0_0;  1 drivers
v000001a7d1946820_0 .net "WriteRegister", 4 0, L_000001a7d19e8a10;  1 drivers
v000001a7d1946500_0 .net *"_ivl_0", 0 0, L_000001a7d18f46d0;  1 drivers
L_000001a7d198ac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a7d1946780_0 .net/2u *"_ivl_10", 4 0, L_000001a7d198ac80;  1 drivers
L_000001a7d198b070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1948080_0 .net *"_ivl_101", 15 0, L_000001a7d198b070;  1 drivers
v000001a7d1947f40_0 .net *"_ivl_102", 31 0, L_000001a7d194c600;  1 drivers
L_000001a7d198b0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1946dc0_0 .net *"_ivl_105", 25 0, L_000001a7d198b0b8;  1 drivers
L_000001a7d198b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1947860_0 .net/2u *"_ivl_106", 31 0, L_000001a7d198b100;  1 drivers
v000001a7d19466e0_0 .net *"_ivl_108", 0 0, L_000001a7d194d8c0;  1 drivers
L_000001a7d198b148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a7d1947900_0 .net/2u *"_ivl_110", 5 0, L_000001a7d198b148;  1 drivers
v000001a7d1946460_0 .net *"_ivl_112", 0 0, L_000001a7d194c6a0;  1 drivers
v000001a7d1947040_0 .net *"_ivl_115", 0 0, L_000001a7d194e8f0;  1 drivers
v000001a7d19481c0_0 .net *"_ivl_116", 47 0, L_000001a7d194d820;  1 drivers
L_000001a7d198b190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1946f00_0 .net *"_ivl_119", 15 0, L_000001a7d198b190;  1 drivers
L_000001a7d198acc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a7d19470e0_0 .net/2u *"_ivl_12", 5 0, L_000001a7d198acc8;  1 drivers
v000001a7d19479a0_0 .net *"_ivl_120", 47 0, L_000001a7d194d960;  1 drivers
L_000001a7d198b1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d19465a0_0 .net *"_ivl_123", 15 0, L_000001a7d198b1d8;  1 drivers
v000001a7d1948260_0 .net *"_ivl_125", 0 0, L_000001a7d194c7e0;  1 drivers
v000001a7d1946640_0 .net *"_ivl_126", 31 0, L_000001a7d194c880;  1 drivers
v000001a7d19472c0_0 .net *"_ivl_128", 47 0, L_000001a7d194d0a0;  1 drivers
v000001a7d1946b40_0 .net *"_ivl_130", 47 0, L_000001a7d194c920;  1 drivers
v000001a7d1947a40_0 .net *"_ivl_132", 47 0, L_000001a7d194c9c0;  1 drivers
v000001a7d1947180_0 .net *"_ivl_134", 47 0, L_000001a7d194cb00;  1 drivers
L_000001a7d198b220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a7d1947220_0 .net/2u *"_ivl_138", 1 0, L_000001a7d198b220;  1 drivers
v000001a7d1947ae0_0 .net *"_ivl_14", 0 0, L_000001a7d194d500;  1 drivers
v000001a7d19468c0_0 .net *"_ivl_140", 0 0, L_000001a7d194cc40;  1 drivers
L_000001a7d198b268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a7d1947b80_0 .net/2u *"_ivl_142", 1 0, L_000001a7d198b268;  1 drivers
v000001a7d1946960_0 .net *"_ivl_144", 0 0, L_000001a7d194d1e0;  1 drivers
L_000001a7d198b2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a7d1946aa0_0 .net/2u *"_ivl_146", 1 0, L_000001a7d198b2b0;  1 drivers
v000001a7d1947360_0 .net *"_ivl_148", 0 0, L_000001a7d19e81f0;  1 drivers
L_000001a7d198b2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001a7d1947400_0 .net/2u *"_ivl_150", 31 0, L_000001a7d198b2f8;  1 drivers
L_000001a7d198b340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001a7d1947c20_0 .net/2u *"_ivl_152", 31 0, L_000001a7d198b340;  1 drivers
v000001a7d1947cc0_0 .net *"_ivl_154", 31 0, L_000001a7d19e83d0;  1 drivers
v000001a7d1947d60_0 .net *"_ivl_156", 31 0, L_000001a7d19e8830;  1 drivers
L_000001a7d198ad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a7d1989a30_0 .net/2u *"_ivl_16", 4 0, L_000001a7d198ad10;  1 drivers
v000001a7d198a1b0_0 .net *"_ivl_160", 0 0, L_000001a7d194e5e0;  1 drivers
L_000001a7d198b3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1988d10_0 .net/2u *"_ivl_162", 31 0, L_000001a7d198b3d0;  1 drivers
L_000001a7d198b4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a7d198ab10_0 .net/2u *"_ivl_166", 5 0, L_000001a7d198b4a8;  1 drivers
v000001a7d198a610_0 .net *"_ivl_168", 0 0, L_000001a7d19e8150;  1 drivers
L_000001a7d198b4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a7d198a070_0 .net/2u *"_ivl_170", 5 0, L_000001a7d198b4f0;  1 drivers
v000001a7d1989f30_0 .net *"_ivl_172", 0 0, L_000001a7d19e7b10;  1 drivers
v000001a7d19897b0_0 .net *"_ivl_175", 0 0, L_000001a7d194e9d0;  1 drivers
L_000001a7d198b538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a7d1989210_0 .net/2u *"_ivl_176", 5 0, L_000001a7d198b538;  1 drivers
v000001a7d1989df0_0 .net *"_ivl_178", 0 0, L_000001a7d19e72f0;  1 drivers
v000001a7d1988db0_0 .net *"_ivl_181", 0 0, L_000001a7d194e0a0;  1 drivers
L_000001a7d198b580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d198a110_0 .net/2u *"_ivl_182", 15 0, L_000001a7d198b580;  1 drivers
v000001a7d198a430_0 .net *"_ivl_184", 31 0, L_000001a7d19e8290;  1 drivers
v000001a7d1989530_0 .net *"_ivl_187", 0 0, L_000001a7d19e88d0;  1 drivers
v000001a7d1989fd0_0 .net *"_ivl_188", 15 0, L_000001a7d19e7f70;  1 drivers
v000001a7d198a2f0_0 .net *"_ivl_19", 4 0, L_000001a7d194d640;  1 drivers
v000001a7d1989850_0 .net *"_ivl_190", 31 0, L_000001a7d19e80b0;  1 drivers
v000001a7d1988e50_0 .net *"_ivl_194", 31 0, L_000001a7d19e6cb0;  1 drivers
L_000001a7d198b5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d19898f0_0 .net *"_ivl_197", 25 0, L_000001a7d198b5c8;  1 drivers
L_000001a7d198b610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d198a930_0 .net/2u *"_ivl_198", 31 0, L_000001a7d198b610;  1 drivers
L_000001a7d198ac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1989e90_0 .net/2u *"_ivl_2", 5 0, L_000001a7d198ac38;  1 drivers
v000001a7d1989170_0 .net *"_ivl_20", 4 0, L_000001a7d194db40;  1 drivers
v000001a7d1989490_0 .net *"_ivl_200", 0 0, L_000001a7d19e8510;  1 drivers
L_000001a7d198b658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a7d19892b0_0 .net/2u *"_ivl_202", 5 0, L_000001a7d198b658;  1 drivers
v000001a7d19893f0_0 .net *"_ivl_204", 0 0, L_000001a7d19e7bb0;  1 drivers
L_000001a7d198b6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a7d1989c10_0 .net/2u *"_ivl_206", 5 0, L_000001a7d198b6a0;  1 drivers
v000001a7d1988f90_0 .net *"_ivl_208", 0 0, L_000001a7d19e8b50;  1 drivers
v000001a7d198a250_0 .net *"_ivl_211", 0 0, L_000001a7d194e960;  1 drivers
v000001a7d198a9d0_0 .net *"_ivl_213", 0 0, L_000001a7d194e730;  1 drivers
L_000001a7d198b6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a7d198a390_0 .net/2u *"_ivl_214", 5 0, L_000001a7d198b6e8;  1 drivers
v000001a7d1989350_0 .net *"_ivl_216", 0 0, L_000001a7d19e8010;  1 drivers
L_000001a7d198b730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a7d198a4d0_0 .net/2u *"_ivl_218", 31 0, L_000001a7d198b730;  1 drivers
v000001a7d198a570_0 .net *"_ivl_220", 31 0, L_000001a7d19e8330;  1 drivers
v000001a7d1988c70_0 .net *"_ivl_224", 31 0, L_000001a7d19e6d50;  1 drivers
L_000001a7d198b778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1989d50_0 .net *"_ivl_227", 25 0, L_000001a7d198b778;  1 drivers
L_000001a7d198b7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d198aa70_0 .net/2u *"_ivl_228", 31 0, L_000001a7d198b7c0;  1 drivers
v000001a7d1989ad0_0 .net *"_ivl_230", 0 0, L_000001a7d19e7a70;  1 drivers
L_000001a7d198b808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a7d198a6b0_0 .net/2u *"_ivl_232", 5 0, L_000001a7d198b808;  1 drivers
v000001a7d1989990_0 .net *"_ivl_234", 0 0, L_000001a7d19e8470;  1 drivers
L_000001a7d198b850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a7d198a750_0 .net/2u *"_ivl_236", 5 0, L_000001a7d198b850;  1 drivers
v000001a7d198a7f0_0 .net *"_ivl_238", 0 0, L_000001a7d19e8650;  1 drivers
v000001a7d198a890_0 .net *"_ivl_24", 0 0, L_000001a7d194e6c0;  1 drivers
v000001a7d1988ef0_0 .net *"_ivl_241", 0 0, L_000001a7d194e340;  1 drivers
v000001a7d1989030_0 .net *"_ivl_243", 0 0, L_000001a7d194eb90;  1 drivers
L_000001a7d198b898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a7d19895d0_0 .net/2u *"_ivl_244", 5 0, L_000001a7d198b898;  1 drivers
v000001a7d19890d0_0 .net *"_ivl_246", 0 0, L_000001a7d19e6e90;  1 drivers
v000001a7d1989cb0_0 .net *"_ivl_248", 31 0, L_000001a7d19e77f0;  1 drivers
L_000001a7d198ad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a7d1989670_0 .net/2u *"_ivl_26", 4 0, L_000001a7d198ad58;  1 drivers
v000001a7d1989710_0 .net *"_ivl_29", 4 0, L_000001a7d194bde0;  1 drivers
v000001a7d1989b70_0 .net *"_ivl_32", 0 0, L_000001a7d194dd90;  1 drivers
L_000001a7d198ada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a7d1949910_0 .net/2u *"_ivl_34", 4 0, L_000001a7d198ada0;  1 drivers
v000001a7d1948ab0_0 .net *"_ivl_37", 4 0, L_000001a7d194c380;  1 drivers
v000001a7d1949870_0 .net *"_ivl_40", 0 0, L_000001a7d194e260;  1 drivers
L_000001a7d198ade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1948f10_0 .net/2u *"_ivl_42", 15 0, L_000001a7d198ade8;  1 drivers
v000001a7d1948fb0_0 .net *"_ivl_45", 15 0, L_000001a7d194da00;  1 drivers
v000001a7d19499b0_0 .net *"_ivl_48", 0 0, L_000001a7d194e110;  1 drivers
v000001a7d1948510_0 .net *"_ivl_5", 5 0, L_000001a7d194d000;  1 drivers
L_000001a7d198ae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1948c90_0 .net/2u *"_ivl_50", 36 0, L_000001a7d198ae30;  1 drivers
L_000001a7d198ae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d194a1d0_0 .net/2u *"_ivl_52", 31 0, L_000001a7d198ae78;  1 drivers
v000001a7d1949190_0 .net *"_ivl_55", 4 0, L_000001a7d194c560;  1 drivers
v000001a7d1949550_0 .net *"_ivl_56", 36 0, L_000001a7d194d460;  1 drivers
v000001a7d1949730_0 .net *"_ivl_58", 36 0, L_000001a7d194d5a0;  1 drivers
v000001a7d1948e70_0 .net *"_ivl_62", 0 0, L_000001a7d194de00;  1 drivers
L_000001a7d198aec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1948970_0 .net/2u *"_ivl_64", 5 0, L_000001a7d198aec0;  1 drivers
v000001a7d1949050_0 .net *"_ivl_67", 5 0, L_000001a7d194be80;  1 drivers
v000001a7d1949d70_0 .net *"_ivl_70", 0 0, L_000001a7d194e7a0;  1 drivers
L_000001a7d198af08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1949ff0_0 .net/2u *"_ivl_72", 57 0, L_000001a7d198af08;  1 drivers
L_000001a7d198af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d1949f50_0 .net/2u *"_ivl_74", 31 0, L_000001a7d198af50;  1 drivers
v000001a7d1949a50_0 .net *"_ivl_77", 25 0, L_000001a7d194d140;  1 drivers
v000001a7d1949230_0 .net *"_ivl_78", 57 0, L_000001a7d194d6e0;  1 drivers
v000001a7d19495f0_0 .net *"_ivl_8", 0 0, L_000001a7d194ea40;  1 drivers
v000001a7d194a310_0 .net *"_ivl_80", 57 0, L_000001a7d194c100;  1 drivers
L_000001a7d198af98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a7d1948dd0_0 .net/2u *"_ivl_84", 31 0, L_000001a7d198af98;  1 drivers
L_000001a7d198afe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a7d1949690_0 .net/2u *"_ivl_88", 5 0, L_000001a7d198afe0;  1 drivers
v000001a7d19486f0_0 .net *"_ivl_90", 0 0, L_000001a7d194cec0;  1 drivers
L_000001a7d198b028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a7d19497d0_0 .net/2u *"_ivl_92", 5 0, L_000001a7d198b028;  1 drivers
v000001a7d1948470_0 .net *"_ivl_94", 0 0, L_000001a7d194ca60;  1 drivers
v000001a7d19490f0_0 .net *"_ivl_97", 0 0, L_000001a7d194e810;  1 drivers
v000001a7d194a130_0 .net *"_ivl_98", 47 0, L_000001a7d194c1a0;  1 drivers
v000001a7d1948d30_0 .net "adderResult", 31 0, L_000001a7d194cba0;  1 drivers
v000001a7d1948bf0_0 .net "address", 31 0, L_000001a7d194c740;  1 drivers
v000001a7d1949af0_0 .net "clk", 0 0, L_000001a7d194e880;  alias, 1 drivers
v000001a7d19492d0_0 .var "cycles_consumed", 31 0;
o000001a7d1951048 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7d194a090_0 .net "excep_flag", 0 0, o000001a7d1951048;  0 drivers
v000001a7d1949cd0_0 .net "extImm", 31 0, L_000001a7d19e8970;  1 drivers
v000001a7d194a270_0 .net "funct", 5 0, L_000001a7d194bf20;  1 drivers
v000001a7d1948a10_0 .net "hlt", 0 0, v000001a7d19128d0_0;  1 drivers
v000001a7d1948830_0 .net "imm", 15 0, L_000001a7d194c420;  1 drivers
v000001a7d1949b90_0 .net "immediate", 31 0, L_000001a7d19e86f0;  1 drivers
v000001a7d1949370_0 .net "input_clk", 0 0, v000001a7d194c240_0;  1 drivers
v000001a7d1949410_0 .net "instruction", 31 0, L_000001a7d19e7430;  1 drivers
v000001a7d19494b0_0 .net "memoryReadData", 31 0, v000001a7d1945490_0;  1 drivers
v000001a7d19485b0_0 .net "nextPC", 31 0, L_000001a7d19e85b0;  1 drivers
v000001a7d1949c30_0 .net "opcode", 5 0, L_000001a7d194daa0;  1 drivers
v000001a7d1949e10_0 .net "rd", 4 0, L_000001a7d194bca0;  1 drivers
v000001a7d1949eb0_0 .net "readData1", 31 0, L_000001a7d194e030;  1 drivers
v000001a7d1948650_0 .net "readData1_w", 31 0, L_000001a7d19e7c50;  1 drivers
v000001a7d1948790_0 .net "readData2", 31 0, L_000001a7d194eab0;  1 drivers
v000001a7d19488d0_0 .net "rs", 4 0, L_000001a7d194cd80;  1 drivers
v000001a7d1948b50_0 .net "rst", 0 0, v000001a7d194bfc0_0;  1 drivers
v000001a7d194d3c0_0 .net "rt", 4 0, L_000001a7d194d280;  1 drivers
v000001a7d194c060_0 .net "shamt", 31 0, L_000001a7d194cf60;  1 drivers
v000001a7d194c2e0_0 .net "wire_instruction", 31 0, L_000001a7d194e2d0;  1 drivers
v000001a7d194c4c0_0 .net "writeData", 31 0, L_000001a7d19e71b0;  1 drivers
v000001a7d194cce0_0 .net "zero", 0 0, L_000001a7d19e6f30;  1 drivers
L_000001a7d194d000 .part L_000001a7d19e7430, 26, 6;
L_000001a7d194daa0 .functor MUXZ 6, L_000001a7d194d000, L_000001a7d198ac38, L_000001a7d18f46d0, C4<>;
L_000001a7d194d500 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198acc8;
L_000001a7d194d640 .part L_000001a7d19e7430, 11, 5;
L_000001a7d194db40 .functor MUXZ 5, L_000001a7d194d640, L_000001a7d198ad10, L_000001a7d194d500, C4<>;
L_000001a7d194bca0 .functor MUXZ 5, L_000001a7d194db40, L_000001a7d198ac80, L_000001a7d194ea40, C4<>;
L_000001a7d194bde0 .part L_000001a7d19e7430, 21, 5;
L_000001a7d194cd80 .functor MUXZ 5, L_000001a7d194bde0, L_000001a7d198ad58, L_000001a7d194e6c0, C4<>;
L_000001a7d194c380 .part L_000001a7d19e7430, 16, 5;
L_000001a7d194d280 .functor MUXZ 5, L_000001a7d194c380, L_000001a7d198ada0, L_000001a7d194dd90, C4<>;
L_000001a7d194da00 .part L_000001a7d19e7430, 0, 16;
L_000001a7d194c420 .functor MUXZ 16, L_000001a7d194da00, L_000001a7d198ade8, L_000001a7d194e260, C4<>;
L_000001a7d194c560 .part L_000001a7d19e7430, 6, 5;
L_000001a7d194d460 .concat [ 5 32 0 0], L_000001a7d194c560, L_000001a7d198ae78;
L_000001a7d194d5a0 .functor MUXZ 37, L_000001a7d194d460, L_000001a7d198ae30, L_000001a7d194e110, C4<>;
L_000001a7d194cf60 .part L_000001a7d194d5a0, 0, 32;
L_000001a7d194be80 .part L_000001a7d19e7430, 0, 6;
L_000001a7d194bf20 .functor MUXZ 6, L_000001a7d194be80, L_000001a7d198aec0, L_000001a7d194de00, C4<>;
L_000001a7d194d140 .part L_000001a7d19e7430, 0, 26;
L_000001a7d194d6e0 .concat [ 26 32 0 0], L_000001a7d194d140, L_000001a7d198af50;
L_000001a7d194c100 .functor MUXZ 58, L_000001a7d194d6e0, L_000001a7d198af08, L_000001a7d194e7a0, C4<>;
L_000001a7d194c740 .part L_000001a7d194c100, 0, 32;
L_000001a7d194d780 .arith/sum 32, v000001a7d19474a0_0, L_000001a7d198af98;
L_000001a7d194cec0 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198afe0;
L_000001a7d194ca60 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198b028;
L_000001a7d194c1a0 .concat [ 32 16 0 0], L_000001a7d194c740, L_000001a7d198b070;
L_000001a7d194c600 .concat [ 6 26 0 0], L_000001a7d194daa0, L_000001a7d198b0b8;
L_000001a7d194d8c0 .cmp/eq 32, L_000001a7d194c600, L_000001a7d198b100;
L_000001a7d194c6a0 .cmp/eq 6, L_000001a7d194bf20, L_000001a7d198b148;
L_000001a7d194d820 .concat [ 32 16 0 0], L_000001a7d194e030, L_000001a7d198b190;
L_000001a7d194d960 .concat [ 32 16 0 0], v000001a7d19474a0_0, L_000001a7d198b1d8;
L_000001a7d194c7e0 .part L_000001a7d194c420, 15, 1;
LS_000001a7d194c880_0_0 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_4 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_8 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_12 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_16 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_20 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_24 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_0_28 .concat [ 1 1 1 1], L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0, L_000001a7d194c7e0;
LS_000001a7d194c880_1_0 .concat [ 4 4 4 4], LS_000001a7d194c880_0_0, LS_000001a7d194c880_0_4, LS_000001a7d194c880_0_8, LS_000001a7d194c880_0_12;
LS_000001a7d194c880_1_4 .concat [ 4 4 4 4], LS_000001a7d194c880_0_16, LS_000001a7d194c880_0_20, LS_000001a7d194c880_0_24, LS_000001a7d194c880_0_28;
L_000001a7d194c880 .concat [ 16 16 0 0], LS_000001a7d194c880_1_0, LS_000001a7d194c880_1_4;
L_000001a7d194d0a0 .concat [ 16 32 0 0], L_000001a7d194c420, L_000001a7d194c880;
L_000001a7d194c920 .arith/sum 48, L_000001a7d194d960, L_000001a7d194d0a0;
L_000001a7d194c9c0 .functor MUXZ 48, L_000001a7d194c920, L_000001a7d194d820, L_000001a7d194e8f0, C4<>;
L_000001a7d194cb00 .functor MUXZ 48, L_000001a7d194c9c0, L_000001a7d194c1a0, L_000001a7d194e810, C4<>;
L_000001a7d194cba0 .part L_000001a7d194cb00, 0, 32;
L_000001a7d194cc40 .cmp/eq 2, v000001a7d1944770_0, L_000001a7d198b220;
L_000001a7d194d1e0 .cmp/eq 2, v000001a7d1944770_0, L_000001a7d198b268;
L_000001a7d19e81f0 .cmp/eq 2, v000001a7d1944770_0, L_000001a7d198b2b0;
L_000001a7d19e83d0 .functor MUXZ 32, L_000001a7d198b340, L_000001a7d198b2f8, L_000001a7d19e81f0, C4<>;
L_000001a7d19e8830 .functor MUXZ 32, L_000001a7d19e83d0, L_000001a7d194cba0, L_000001a7d194d1e0, C4<>;
L_000001a7d19e85b0 .functor MUXZ 32, L_000001a7d19e8830, L_000001a7d194d780, L_000001a7d194cc40, C4<>;
L_000001a7d19e7430 .functor MUXZ 32, L_000001a7d194e2d0, L_000001a7d198b3d0, L_000001a7d194e5e0, C4<>;
L_000001a7d19e8150 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198b4a8;
L_000001a7d19e7b10 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198b4f0;
L_000001a7d19e72f0 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198b538;
L_000001a7d19e8290 .concat [ 16 16 0 0], L_000001a7d194c420, L_000001a7d198b580;
L_000001a7d19e88d0 .part L_000001a7d194c420, 15, 1;
LS_000001a7d19e7f70_0_0 .concat [ 1 1 1 1], L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0;
LS_000001a7d19e7f70_0_4 .concat [ 1 1 1 1], L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0;
LS_000001a7d19e7f70_0_8 .concat [ 1 1 1 1], L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0;
LS_000001a7d19e7f70_0_12 .concat [ 1 1 1 1], L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0, L_000001a7d19e88d0;
L_000001a7d19e7f70 .concat [ 4 4 4 4], LS_000001a7d19e7f70_0_0, LS_000001a7d19e7f70_0_4, LS_000001a7d19e7f70_0_8, LS_000001a7d19e7f70_0_12;
L_000001a7d19e80b0 .concat [ 16 16 0 0], L_000001a7d194c420, L_000001a7d19e7f70;
L_000001a7d19e8970 .functor MUXZ 32, L_000001a7d19e80b0, L_000001a7d19e8290, L_000001a7d194e0a0, C4<>;
L_000001a7d19e6cb0 .concat [ 6 26 0 0], L_000001a7d194daa0, L_000001a7d198b5c8;
L_000001a7d19e8510 .cmp/eq 32, L_000001a7d19e6cb0, L_000001a7d198b610;
L_000001a7d19e7bb0 .cmp/eq 6, L_000001a7d194bf20, L_000001a7d198b658;
L_000001a7d19e8b50 .cmp/eq 6, L_000001a7d194bf20, L_000001a7d198b6a0;
L_000001a7d19e8010 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198b6e8;
L_000001a7d19e8330 .functor MUXZ 32, L_000001a7d19e8970, L_000001a7d198b730, L_000001a7d19e8010, C4<>;
L_000001a7d19e86f0 .functor MUXZ 32, L_000001a7d19e8330, L_000001a7d194cf60, L_000001a7d194e730, C4<>;
L_000001a7d19e6d50 .concat [ 6 26 0 0], L_000001a7d194daa0, L_000001a7d198b778;
L_000001a7d19e7a70 .cmp/eq 32, L_000001a7d19e6d50, L_000001a7d198b7c0;
L_000001a7d19e8470 .cmp/eq 6, L_000001a7d194bf20, L_000001a7d198b808;
L_000001a7d19e8650 .cmp/eq 6, L_000001a7d194bf20, L_000001a7d198b850;
L_000001a7d19e6e90 .cmp/eq 6, L_000001a7d194daa0, L_000001a7d198b898;
L_000001a7d19e77f0 .functor MUXZ 32, L_000001a7d194e030, v000001a7d19474a0_0, L_000001a7d19e6e90, C4<>;
L_000001a7d19e7c50 .functor MUXZ 32, L_000001a7d19e77f0, L_000001a7d194eab0, L_000001a7d194eb90, C4<>;
S_000001a7d190f360 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a7d190aa30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a7d194eb20 .functor NOT 1, v000001a7d1912010_0, C4<0>, C4<0>, C4<0>;
v000001a7d19121f0_0 .net *"_ivl_0", 0 0, L_000001a7d194eb20;  1 drivers
v000001a7d1911c50_0 .net "in1", 31 0, L_000001a7d194eab0;  alias, 1 drivers
v000001a7d1913550_0 .net "in2", 31 0, L_000001a7d19e86f0;  alias, 1 drivers
v000001a7d1912830_0 .net "out", 31 0, L_000001a7d19e7d90;  alias, 1 drivers
v000001a7d1911cf0_0 .net "s", 0 0, v000001a7d1912010_0;  alias, 1 drivers
L_000001a7d19e7d90 .functor MUXZ 32, L_000001a7d19e86f0, L_000001a7d194eab0, L_000001a7d194eb20, C4<>;
S_000001a7d18b20e0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a7d1980090 .param/l "RType" 0 4 2, C4<000000>;
P_000001a7d19800c8 .param/l "add" 0 4 5, C4<100000>;
P_000001a7d1980100 .param/l "addi" 0 4 8, C4<001000>;
P_000001a7d1980138 .param/l "addu" 0 4 5, C4<100001>;
P_000001a7d1980170 .param/l "and_" 0 4 5, C4<100100>;
P_000001a7d19801a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a7d19801e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a7d1980218 .param/l "bne" 0 4 10, C4<000101>;
P_000001a7d1980250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a7d1980288 .param/l "j" 0 4 12, C4<000010>;
P_000001a7d19802c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a7d19802f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a7d1980330 .param/l "lw" 0 4 8, C4<100011>;
P_000001a7d1980368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a7d19803a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a7d19803d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a7d1980410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a7d1980448 .param/l "sll" 0 4 6, C4<000000>;
P_000001a7d1980480 .param/l "slt" 0 4 5, C4<101010>;
P_000001a7d19804b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a7d19804f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a7d1980528 .param/l "sub" 0 4 5, C4<100010>;
P_000001a7d1980560 .param/l "subu" 0 4 5, C4<100011>;
P_000001a7d1980598 .param/l "sw" 0 4 8, C4<101011>;
P_000001a7d19805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a7d1980608 .param/l "xori" 0 4 8, C4<001110>;
v000001a7d1911d90_0 .var "ALUOp", 3 0;
v000001a7d1912010_0 .var "ALUSrc", 0 0;
v000001a7d1913190_0 .var "MemReadEn", 0 0;
v000001a7d1912330_0 .var "MemWriteEn", 0 0;
v000001a7d1912510_0 .var "MemtoReg", 0 0;
v000001a7d19125b0_0 .var "RegDst", 0 0;
v000001a7d1912fb0_0 .var "RegWriteEn", 0 0;
v000001a7d19130f0_0 .net "funct", 5 0, L_000001a7d194bf20;  alias, 1 drivers
v000001a7d19128d0_0 .var "hlt", 0 0;
v000001a7d1912a10_0 .net "opcode", 5 0, L_000001a7d194daa0;  alias, 1 drivers
v000001a7d1913230_0 .net "rst", 0 0, v000001a7d194bfc0_0;  alias, 1 drivers
E_000001a7d190af70 .event anyedge, v000001a7d1913230_0, v000001a7d1912a10_0, v000001a7d19130f0_0;
S_000001a7d18b2330 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001a7d190b170 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001a7d194e2d0 .functor BUFZ 32, L_000001a7d19e8790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7d1913370_0 .net "Data_Out", 31 0, L_000001a7d194e2d0;  alias, 1 drivers
v000001a7d1913690 .array "InstMem", 0 1023, 31 0;
v000001a7d19137d0_0 .net *"_ivl_0", 31 0, L_000001a7d19e8790;  1 drivers
v000001a7d1913870_0 .net *"_ivl_3", 9 0, L_000001a7d19e7390;  1 drivers
v000001a7d1913910_0 .net *"_ivl_4", 11 0, L_000001a7d19e8ab0;  1 drivers
L_000001a7d198b388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a7d18f3770_0 .net *"_ivl_7", 1 0, L_000001a7d198b388;  1 drivers
v000001a7d18f27d0_0 .net "addr", 31 0, v000001a7d19474a0_0;  alias, 1 drivers
v000001a7d1945fd0_0 .var/i "i", 31 0;
L_000001a7d19e8790 .array/port v000001a7d1913690, L_000001a7d19e8ab0;
L_000001a7d19e7390 .part v000001a7d19474a0_0, 0, 10;
L_000001a7d19e8ab0 .concat [ 10 2 0 0], L_000001a7d19e7390, L_000001a7d198b388;
S_000001a7d18629c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001a7d194e030 .functor BUFZ 32, L_000001a7d19e6df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a7d194eab0 .functor BUFZ 32, L_000001a7d19e7070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a7d1944db0_0 .net *"_ivl_0", 31 0, L_000001a7d19e6df0;  1 drivers
v000001a7d19457b0_0 .net *"_ivl_10", 6 0, L_000001a7d19e79d0;  1 drivers
L_000001a7d198b460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a7d1945850_0 .net *"_ivl_13", 1 0, L_000001a7d198b460;  1 drivers
v000001a7d1945ad0_0 .net *"_ivl_2", 6 0, L_000001a7d19e7930;  1 drivers
L_000001a7d198b418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a7d1946070_0 .net *"_ivl_5", 1 0, L_000001a7d198b418;  1 drivers
v000001a7d1944e50_0 .net *"_ivl_8", 31 0, L_000001a7d19e7070;  1 drivers
v000001a7d1944590_0 .net "clk", 0 0, L_000001a7d194e880;  alias, 1 drivers
v000001a7d19453f0_0 .var/i "i", 31 0;
v000001a7d19461b0_0 .net "readData1", 31 0, L_000001a7d194e030;  alias, 1 drivers
v000001a7d1945b70_0 .net "readData2", 31 0, L_000001a7d194eab0;  alias, 1 drivers
v000001a7d1944bd0_0 .net "readRegister1", 4 0, L_000001a7d194cd80;  alias, 1 drivers
v000001a7d1944810_0 .net "readRegister2", 4 0, L_000001a7d194d280;  alias, 1 drivers
v000001a7d1946250 .array "registers", 31 0, 31 0;
v000001a7d19455d0_0 .net "rst", 0 0, v000001a7d194bfc0_0;  alias, 1 drivers
v000001a7d1944450_0 .net "we", 0 0, v000001a7d1912fb0_0;  alias, 1 drivers
v000001a7d1944630_0 .net "writeData", 31 0, L_000001a7d19e71b0;  alias, 1 drivers
v000001a7d1944b30_0 .net "writeRegister", 4 0, L_000001a7d19e8a10;  alias, 1 drivers
E_000001a7d190b270/0 .event negedge, v000001a7d1913230_0;
E_000001a7d190b270/1 .event posedge, v000001a7d1944590_0;
E_000001a7d190b270 .event/or E_000001a7d190b270/0, E_000001a7d190b270/1;
L_000001a7d19e6df0 .array/port v000001a7d1946250, L_000001a7d19e7930;
L_000001a7d19e7930 .concat [ 5 2 0 0], L_000001a7d194cd80, L_000001a7d198b418;
L_000001a7d19e7070 .array/port v000001a7d1946250, L_000001a7d19e79d0;
L_000001a7d19e79d0 .concat [ 5 2 0 0], L_000001a7d194d280, L_000001a7d198b460;
S_000001a7d1862b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001a7d18629c0;
 .timescale 0 0;
v000001a7d1944950_0 .var/i "i", 31 0;
S_000001a7d18b17a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a7d190ab30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a7d194e180 .functor NOT 1, v000001a7d19125b0_0, C4<0>, C4<0>, C4<0>;
v000001a7d19450d0_0 .net *"_ivl_0", 0 0, L_000001a7d194e180;  1 drivers
v000001a7d1945f30_0 .net "in1", 4 0, L_000001a7d194d280;  alias, 1 drivers
v000001a7d1945530_0 .net "in2", 4 0, L_000001a7d194bca0;  alias, 1 drivers
v000001a7d1945a30_0 .net "out", 4 0, L_000001a7d19e8a10;  alias, 1 drivers
v000001a7d1944d10_0 .net "s", 0 0, v000001a7d19125b0_0;  alias, 1 drivers
L_000001a7d19e8a10 .functor MUXZ 5, L_000001a7d194bca0, L_000001a7d194d280, L_000001a7d194e180, C4<>;
S_000001a7d18b1930 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a7d190acb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a7d194dd20 .functor NOT 1, v000001a7d1912510_0, C4<0>, C4<0>, C4<0>;
v000001a7d19458f0_0 .net *"_ivl_0", 0 0, L_000001a7d194dd20;  1 drivers
v000001a7d19446d0_0 .net "in1", 31 0, v000001a7d1945df0_0;  alias, 1 drivers
v000001a7d1945d50_0 .net "in2", 31 0, v000001a7d1945490_0;  alias, 1 drivers
v000001a7d1944ef0_0 .net "out", 31 0, L_000001a7d19e71b0;  alias, 1 drivers
v000001a7d1945990_0 .net "s", 0 0, v000001a7d1912510_0;  alias, 1 drivers
L_000001a7d19e71b0 .functor MUXZ 32, v000001a7d1945490_0, v000001a7d1945df0_0, L_000001a7d194dd20, C4<>;
S_000001a7d189b7e0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a7d189b970 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a7d189b9a8 .param/l "AND" 0 9 12, C4<0010>;
P_000001a7d189b9e0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a7d189ba18 .param/l "OR" 0 9 12, C4<0011>;
P_000001a7d189ba50 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a7d189ba88 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a7d189bac0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a7d189baf8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a7d189bb30 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a7d189bb68 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a7d189bba0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a7d189bbd8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a7d198b8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a7d19462f0_0 .net/2u *"_ivl_0", 31 0, L_000001a7d198b8e0;  1 drivers
v000001a7d19449f0_0 .net "opSel", 3 0, v000001a7d1911d90_0;  alias, 1 drivers
v000001a7d1945170_0 .net "operand1", 31 0, L_000001a7d19e7c50;  alias, 1 drivers
v000001a7d19448b0_0 .net "operand2", 31 0, L_000001a7d19e7d90;  alias, 1 drivers
v000001a7d1945df0_0 .var "result", 31 0;
v000001a7d1944a90_0 .net "zero", 0 0, L_000001a7d19e6f30;  alias, 1 drivers
E_000001a7d190ab70 .event anyedge, v000001a7d1911d90_0, v000001a7d1945170_0, v000001a7d1912830_0;
L_000001a7d19e6f30 .cmp/eq 32, v000001a7d1945df0_0, L_000001a7d198b8e0;
S_000001a7d18ddde0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001a7d1980650 .param/l "RType" 0 4 2, C4<000000>;
P_000001a7d1980688 .param/l "add" 0 4 5, C4<100000>;
P_000001a7d19806c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a7d19806f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001a7d1980730 .param/l "and_" 0 4 5, C4<100100>;
P_000001a7d1980768 .param/l "andi" 0 4 8, C4<001100>;
P_000001a7d19807a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a7d19807d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a7d1980810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a7d1980848 .param/l "j" 0 4 12, C4<000010>;
P_000001a7d1980880 .param/l "jal" 0 4 12, C4<000011>;
P_000001a7d19808b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a7d19808f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001a7d1980928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a7d1980960 .param/l "or_" 0 4 5, C4<100101>;
P_000001a7d1980998 .param/l "ori" 0 4 8, C4<001101>;
P_000001a7d19809d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a7d1980a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001a7d1980a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001a7d1980a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001a7d1980ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a7d1980ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001a7d1980b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001a7d1980b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001a7d1980b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a7d1980bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001a7d1944770_0 .var "PCsrc", 1 0;
v000001a7d1945e90_0 .net "excep_flag", 0 0, o000001a7d1951048;  alias, 0 drivers
v000001a7d1946110_0 .net "funct", 5 0, L_000001a7d194bf20;  alias, 1 drivers
v000001a7d19444f0_0 .net "opcode", 5 0, L_000001a7d194daa0;  alias, 1 drivers
v000001a7d1945350_0 .net "operand1", 31 0, L_000001a7d194e030;  alias, 1 drivers
v000001a7d1945670_0 .net "operand2", 31 0, L_000001a7d19e7d90;  alias, 1 drivers
v000001a7d1945210_0 .net "rst", 0 0, v000001a7d194bfc0_0;  alias, 1 drivers
E_000001a7d190c370/0 .event anyedge, v000001a7d1913230_0, v000001a7d1945e90_0, v000001a7d1912a10_0, v000001a7d19461b0_0;
E_000001a7d190c370/1 .event anyedge, v000001a7d1912830_0, v000001a7d19130f0_0;
E_000001a7d190c370 .event/or E_000001a7d190c370/0, E_000001a7d190c370/1;
S_000001a7d18ddf70 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a7d1945c10 .array "DataMem", 0 1023, 31 0;
v000001a7d1944c70_0 .net "address", 31 0, v000001a7d1945df0_0;  alias, 1 drivers
v000001a7d19452b0_0 .net "clock", 0 0, L_000001a7d194dcb0;  1 drivers
v000001a7d1944f90_0 .net "data", 31 0, L_000001a7d194eab0;  alias, 1 drivers
v000001a7d1945cb0_0 .var/i "i", 31 0;
v000001a7d1945490_0 .var "q", 31 0;
v000001a7d1945030_0 .net "rden", 0 0, v000001a7d1913190_0;  alias, 1 drivers
v000001a7d1946e60_0 .net "wren", 0 0, v000001a7d1912330_0;  alias, 1 drivers
E_000001a7d190b970 .event posedge, v000001a7d19452b0_0;
S_000001a7d18c9bf0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001a7d190f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a7d190b930 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a7d1947ea0_0 .net "PCin", 31 0, L_000001a7d19e85b0;  alias, 1 drivers
v000001a7d19474a0_0 .var "PCout", 31 0;
v000001a7d1947540_0 .net "clk", 0 0, L_000001a7d194e880;  alias, 1 drivers
v000001a7d1946c80_0 .net "rst", 0 0, v000001a7d194bfc0_0;  alias, 1 drivers
    .scope S_000001a7d18ddde0;
T_0 ;
    %wait E_000001a7d190c370;
    %load/vec4 v000001a7d1945210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7d1944770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a7d1945e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a7d1944770_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a7d19444f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001a7d1945350_0;
    %load/vec4 v000001a7d1945670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001a7d19444f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001a7d1945350_0;
    %load/vec4 v000001a7d1945670_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001a7d19444f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001a7d19444f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001a7d19444f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001a7d1946110_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a7d1944770_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7d1944770_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a7d18c9bf0;
T_1 ;
    %wait E_000001a7d190b270;
    %load/vec4 v000001a7d1946c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a7d19474a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a7d1947ea0_0;
    %assign/vec4 v000001a7d19474a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a7d18b2330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7d1945fd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a7d1945fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a7d1945fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %load/vec4 v000001a7d1945fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7d1945fd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1913690, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a7d18b20e0;
T_3 ;
    %wait E_000001a7d190af70;
    %load/vec4 v000001a7d1913230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a7d19128d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7d1912330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7d1912510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a7d1913190_0, 0;
    %assign/vec4 v000001a7d19125b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a7d19128d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a7d1911d90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a7d1912010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a7d1912fb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a7d1912330_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a7d1912510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a7d1913190_0, 0, 1;
    %store/vec4 v000001a7d19125b0_0, 0, 1;
    %load/vec4 v000001a7d1912a10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d19128d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d19125b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %load/vec4 v000001a7d19130f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d19125b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7d19125b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1913190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912510_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7d1912010_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a7d1911d90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a7d18629c0;
T_4 ;
    %wait E_000001a7d190b270;
    %fork t_1, S_000001a7d1862b50;
    %jmp t_0;
    .scope S_000001a7d1862b50;
t_1 ;
    %load/vec4 v000001a7d19455d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7d1944950_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a7d1944950_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a7d1944950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1946250, 0, 4;
    %load/vec4 v000001a7d1944950_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7d1944950_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a7d1944450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a7d1944630_0;
    %load/vec4 v000001a7d1944b30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1946250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1946250, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a7d18629c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a7d18629c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7d19453f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a7d19453f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a7d19453f0_0;
    %ix/getv/s 4, v000001a7d19453f0_0;
    %load/vec4a v000001a7d1946250, 4;
    %ix/getv/s 4, v000001a7d19453f0_0;
    %load/vec4a v000001a7d1946250, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a7d19453f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7d19453f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a7d189b7e0;
T_6 ;
    %wait E_000001a7d190ab70;
    %load/vec4 v000001a7d19449f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %add;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %sub;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %and;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %or;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %xor;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %or;
    %inv;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a7d1945170_0;
    %load/vec4 v000001a7d19448b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a7d19448b0_0;
    %load/vec4 v000001a7d1945170_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a7d1945170_0;
    %ix/getv 4, v000001a7d19448b0_0;
    %shiftl 4;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a7d1945170_0;
    %ix/getv 4, v000001a7d19448b0_0;
    %shiftr 4;
    %assign/vec4 v000001a7d1945df0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a7d18ddf70;
T_7 ;
    %wait E_000001a7d190b970;
    %load/vec4 v000001a7d1945030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a7d1944c70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a7d1945c10, 4;
    %assign/vec4 v000001a7d1945490_0, 0;
T_7.0 ;
    %load/vec4 v000001a7d1946e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a7d1944f90_0;
    %ix/getv 3, v000001a7d1944c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7d1945c10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a7d18ddf70;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001a7d18ddf70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7d1945cb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a7d1945cb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a7d1945cb0_0;
    %load/vec4a v000001a7d1945c10, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001a7d1945cb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a7d1945cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a7d1945cb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a7d190f1d0;
T_10 ;
    %wait E_000001a7d190b270;
    %load/vec4 v000001a7d1948b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a7d19492d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a7d19492d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a7d19492d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a7d190eeb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7d194c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7d194bfc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a7d190eeb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a7d194c240_0;
    %inv;
    %assign/vec4 v000001a7d194c240_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a7d190eeb0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7d194bfc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7d194bfc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001a7d194bd40_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
