parent_name	,	V_27
of_clk_add_provider	,	F_17
clk_register	,	F_14
SOCFPGA_NOC_FREE_CLK	,	V_16
shift	,	V_8
clk_unregister	,	F_19
clk_init_data	,	V_29
hw	,	V_10
u32	,	T_1
reg	,	V_11
of_clk_src_simple_get	,	V_36
socfpga_periph_clk	,	V_4
streq	,	F_6
err_clk	,	V_37
GENMASK	,	F_4
to_socfpga_periph_clk	,	F_2
periph_clk	,	V_25
div_reg	,	V_7
init	,	V_13
clk_src	,	V_12
clk	,	V_24
__socfpga_periph_init	,	F_7
"reg"	,	L_1
"fixed-divider"	,	L_3
node	,	V_21
rc	,	V_30
clk_name	,	V_26
SOCFPGA_MPU_FREE_CLK	,	V_15
ops	,	V_23
"Could not register clock provider for node:%s\n"	,	L_5
name	,	V_14
pr_err	,	F_18
of_property_read_string	,	F_12
GFP_KERNEL	,	V_31
"clock-output-names"	,	L_4
hwclk	,	V_2
kfree	,	F_16
flags	,	V_33
socfpga_a10_periph_init	,	F_20
device_node	,	V_20
clk_periclk_recalc_rate	,	F_1
CLK_MGR_FREE_MASK	,	V_19
of_property_read_u32	,	F_8
parent_rate	,	V_3
fixed_div	,	V_6
of_property_read_u32_array	,	F_11
kzalloc	,	F_9
clk_mgr_a10_base_addr	,	V_32
clk_periclk_get_parent	,	F_5
of_clk_parent_fill	,	F_13
SOCFPGA_MAX_PARENTS	,	V_28
clk_hw	,	V_1
readl	,	F_3
u8	,	T_2
socfpgaclk	,	V_5
periclk_ops	,	V_38
WARN_ON	,	F_10
"div-reg"	,	L_2
SOCFPGA_SDMMC_FREE_CLK	,	V_17
num_parents	,	V_34
clk_ops	,	V_22
parent_names	,	V_35
CLK_MGR_FREE_SHIFT	,	V_18
width	,	V_9
__init	,	T_3
IS_ERR	,	F_15
