//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph2sei413@cimeld34 #1 SMP Debian 3.2.81-2 3.2.0-4-amd64 x86_64
//  
//  Start time Thu Mar 16 08:06:17 2017

***************************************************************
Device Utilization for 3S50ATQ144
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               69      108      63.89%
Global Buffers                    1       24        4.17%
LUTs                              31      1408      2.20%
CLB Slices                        17      704       2.41%
Dffs or Latches                   33      1408      2.34%
Block RAMs                        0       3         0.00%
Block Multipliers                 0       3         0.00%
---------------------------------------------------------------

************************************************

Library: work    Cell: fetch    View: behavioral

************************************************

  Cell      Library  References     Total Area

 BUFGP      xis3a     1 x
 FDC        xis3a    31 x      1     31 Dffs or Latches
 FDCE       xis3a     2 x      1      2 Dffs or Latches
 GND        xis3a     1 x
 IBUF       xis3a    35 x
 LUT2       xis3a     1 x      1      1 LUTs
 LUT3       xis3a    30 x      1     30 LUTs
 MUXCY_L    xis3a    29 x      1     29 MUX CARRYs
 OBUF       xis3a    33 x
 XORCY      xis3a    30 x

 Number of ports :                      69
 Number of nets :                      229
 Number of instances :                 193
 Number of references to this view :     0

Total accumulated area : 
 Number of Dffs or Latches :            33
 Number of LUTs :                       31
 Number of MUX CARRYs :                 29
 Number of gates :                      31
 Number of accumulated instances :     193


*****************************
 IO Register Mapping Report
*****************************
Design: work.fetch.behavioral

+----------------------+-----------+----------+----------+----------+
| Port                 | Direction |   INFF   |  OUTFF   |  TRIFF   |
+----------------------+-----------+----------+----------+----------+
| clk                  | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| reset                | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| enable               | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(31)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(30)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(29)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(28)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(27)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(26)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(25)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(24)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(23)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(22)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(21)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(20)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(19)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(18)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(17)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(16)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(15)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(14)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(13)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(12)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(11)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(10)          | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(9)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(8)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(7)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(6)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(5)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(4)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(3)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(2)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(1)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_data(0)           | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| pc_wr                | Input     |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(31)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(30)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(29)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(28)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(27)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(26)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(25)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(24)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(23)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(22)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(21)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(20)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(19)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(18)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(17)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(16)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(15)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(14)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(13)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(12)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(11)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(10)    | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(9)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(8)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(7)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(6)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(5)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(4)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(3)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(2)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(1)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| instruct_addr(0)     | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
| fetch_ok             | Output    |          |          |          |
+----------------------+-----------+----------+----------+----------+
Total registers mapped: 0
