<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>kernel3</TopModelName>
        <TargetClockPeriod>3.00</TargetClockPeriod>
        <ClockUncertainty>0.81</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1088</BRAM_18K>
            <DSP>4160</DSP>
            <FF>867028</FF>
            <LUT>531608</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WSTRB</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WSTRB</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WSTRB</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3426</ID>
                </Instance>
                <Instance>
                    <InstName>A_IO_L3_in_U0</InstName>
                    <ModuleName>A_IO_L3_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3433</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L3_in_Pipeline_VITIS_LOOP_8_1_fu_55</InstName>
                            <ModuleName>A_IO_L3_in_Pipeline_VITIS_LOOP_8_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>add_ln840_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>B_IO_L3_in_U0</InstName>
                    <ModuleName>B_IO_L3_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3441</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L3_in_Pipeline_VITIS_LOOP_251_1_fu_55</InstName>
                            <ModuleName>B_IO_L3_in_Pipeline_VITIS_LOOP_251_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>add_ln840_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_U0</InstName>
                    <ModuleName>A_IO_L2_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3449</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_U0</InstName>
                    <ModuleName>B_IO_L2_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3456</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_1_U0</InstName>
                    <ModuleName>A_IO_L2_in_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3463</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_12_U0</InstName>
                    <ModuleName>B_IO_L2_in_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3470</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_U0</InstName>
                    <ModuleName>PE_wrapper</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3477</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_2_U0</InstName>
                    <ModuleName>A_IO_L2_in_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3486</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_13_U0</InstName>
                    <ModuleName>B_IO_L2_in_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3493</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_18_U0</InstName>
                    <ModuleName>PE_wrapper_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3500</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_25_U0</InstName>
                    <ModuleName>PE_wrapper_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3509</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_3_U0</InstName>
                    <ModuleName>A_IO_L2_in_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3518</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_14_U0</InstName>
                    <ModuleName>B_IO_L2_in_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3525</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_19_U0</InstName>
                    <ModuleName>PE_wrapper_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3532</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_26_U0</InstName>
                    <ModuleName>PE_wrapper_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3541</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_33_U0</InstName>
                    <ModuleName>PE_wrapper_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3550</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_4_U0</InstName>
                    <ModuleName>A_IO_L2_in_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3559</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_15_U0</InstName>
                    <ModuleName>B_IO_L2_in_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3566</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_20_U0</InstName>
                    <ModuleName>PE_wrapper_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3573</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_27_U0</InstName>
                    <ModuleName>PE_wrapper_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3582</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_34_U0</InstName>
                    <ModuleName>PE_wrapper_34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3591</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_41_U0</InstName>
                    <ModuleName>PE_wrapper_41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3600</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_5_U0</InstName>
                    <ModuleName>A_IO_L2_in_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3609</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_16_U0</InstName>
                    <ModuleName>B_IO_L2_in_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3616</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_21_U0</InstName>
                    <ModuleName>PE_wrapper_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3623</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_28_U0</InstName>
                    <ModuleName>PE_wrapper_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3632</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_35_U0</InstName>
                    <ModuleName>PE_wrapper_35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3641</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_42_U0</InstName>
                    <ModuleName>PE_wrapper_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3650</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_49_U0</InstName>
                    <ModuleName>PE_wrapper_49</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3659</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_6_U0</InstName>
                    <ModuleName>A_IO_L2_in_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3668</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_17_U0</InstName>
                    <ModuleName>B_IO_L2_in_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3675</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln1039_fu_140_p2 add_ln840_fu_157_p2 add_ln313_fu_201_p2 add_ln840_309_fu_212_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln840_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_22_U0</InstName>
                    <ModuleName>PE_wrapper_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3682</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_29_U0</InstName>
                    <ModuleName>PE_wrapper_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3691</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_36_U0</InstName>
                    <ModuleName>PE_wrapper_36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3700</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_43_U0</InstName>
                    <ModuleName>PE_wrapper_43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3709</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_50_U0</InstName>
                    <ModuleName>PE_wrapper_50</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3718</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_57_U0</InstName>
                    <ModuleName>PE_wrapper_57</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3727</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_7_U0</InstName>
                    <ModuleName>A_IO_L2_in_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3736</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_boundary_U0</InstName>
                    <ModuleName>B_IO_L2_in_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3743</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_boundary_fu_40</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans_boundary</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln1039_fu_119_p2 add_ln840_fu_136_p2 add_ln341_fu_180_p2 add_ln840_308_fu_186_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_48</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>48</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_104_fu_146_p2 add_ln840_fu_216_p2 add_ln840_306_fu_268_p2 empty_874_fu_286_p2 add_ln840_307_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_23_U0</InstName>
                    <ModuleName>PE_wrapper_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3749</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_30_U0</InstName>
                    <ModuleName>PE_wrapper_30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3758</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_37_U0</InstName>
                    <ModuleName>PE_wrapper_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3767</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_44_U0</InstName>
                    <ModuleName>PE_wrapper_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3776</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_51_U0</InstName>
                    <ModuleName>PE_wrapper_51</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3785</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_58_U0</InstName>
                    <ModuleName>PE_wrapper_58</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3794</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_65_U0</InstName>
                    <ModuleName>PE_wrapper_65</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3803</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_8_U0</InstName>
                    <ModuleName>A_IO_L2_in_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3812</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_24_U0</InstName>
                    <ModuleName>PE_wrapper_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3819</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_31_U0</InstName>
                    <ModuleName>PE_wrapper_31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3828</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_38_U0</InstName>
                    <ModuleName>PE_wrapper_38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3837</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_45_U0</InstName>
                    <ModuleName>PE_wrapper_45</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3846</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_52_U0</InstName>
                    <ModuleName>PE_wrapper_52</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3855</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_59_U0</InstName>
                    <ModuleName>PE_wrapper_59</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3864</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_66_U0</InstName>
                    <ModuleName>PE_wrapper_66</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3873</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_73_U0</InstName>
                    <ModuleName>PE_wrapper_73</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3882</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_9_U0</InstName>
                    <ModuleName>A_IO_L2_in_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3891</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_32_U0</InstName>
                    <ModuleName>PE_wrapper_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3898</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_39_U0</InstName>
                    <ModuleName>PE_wrapper_39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3907</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_46_U0</InstName>
                    <ModuleName>PE_wrapper_46</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3916</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_53_U0</InstName>
                    <ModuleName>PE_wrapper_53</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3925</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_60_U0</InstName>
                    <ModuleName>PE_wrapper_60</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3934</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_67_U0</InstName>
                    <ModuleName>PE_wrapper_67</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3943</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_74_U0</InstName>
                    <ModuleName>PE_wrapper_74</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3952</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_81_U0</InstName>
                    <ModuleName>PE_wrapper_81</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3961</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_U0</InstName>
                    <ModuleName>A_PE_dummy</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3970</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_10_U0</InstName>
                    <ModuleName>A_IO_L2_in_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3975</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_40_U0</InstName>
                    <ModuleName>PE_wrapper_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3982</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_47_U0</InstName>
                    <ModuleName>PE_wrapper_47</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3991</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_54_U0</InstName>
                    <ModuleName>PE_wrapper_54</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4000</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_61_U0</InstName>
                    <ModuleName>PE_wrapper_61</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4009</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_68_U0</InstName>
                    <ModuleName>PE_wrapper_68</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4018</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_75_U0</InstName>
                    <ModuleName>PE_wrapper_75</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4027</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_82_U0</InstName>
                    <ModuleName>PE_wrapper_82</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4036</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_89_U0</InstName>
                    <ModuleName>PE_wrapper_89</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4045</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_121_U0</InstName>
                    <ModuleName>A_PE_dummy_121</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4054</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_11_U0</InstName>
                    <ModuleName>A_IO_L2_in_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4059</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_105_fu_181_p2 add_ln840_fu_190_p2 add_ln840_312_fu_293_p2 add_ln70_fu_351_p2 add_ln840_313_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln61_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_48_U0</InstName>
                    <ModuleName>PE_wrapper_48</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4066</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_55_U0</InstName>
                    <ModuleName>PE_wrapper_55</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4075</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_62_U0</InstName>
                    <ModuleName>PE_wrapper_62</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4084</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_69_U0</InstName>
                    <ModuleName>PE_wrapper_69</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4093</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_76_U0</InstName>
                    <ModuleName>PE_wrapper_76</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4102</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_83_U0</InstName>
                    <ModuleName>PE_wrapper_83</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4111</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_90_U0</InstName>
                    <ModuleName>PE_wrapper_90</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4120</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_97_U0</InstName>
                    <ModuleName>PE_wrapper_97</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4129</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_122_U0</InstName>
                    <ModuleName>A_PE_dummy_122</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4138</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_boundary_U0</InstName>
                    <ModuleName>A_IO_L2_in_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4143</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_boundary_fu_40</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans_boundary</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln1039_fu_117_p2 add_ln840_fu_134_p2 add_ln98_fu_178_p2 add_ln840_311_fu_184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_48</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>48</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln43_fu_216_p2 add_ln840_310_fu_222_p2 add_ln37_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_56_U0</InstName>
                    <ModuleName>PE_wrapper_56</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4149</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_63_U0</InstName>
                    <ModuleName>PE_wrapper_63</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4158</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_70_U0</InstName>
                    <ModuleName>PE_wrapper_70</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4167</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_77_U0</InstName>
                    <ModuleName>PE_wrapper_77</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4176</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_84_U0</InstName>
                    <ModuleName>PE_wrapper_84</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4185</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_91_U0</InstName>
                    <ModuleName>PE_wrapper_91</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4194</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_98_U0</InstName>
                    <ModuleName>PE_wrapper_98</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4203</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_105_U0</InstName>
                    <ModuleName>PE_wrapper_105</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4212</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_123_U0</InstName>
                    <ModuleName>A_PE_dummy_123</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4221</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_64_U0</InstName>
                    <ModuleName>PE_wrapper_64</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4226</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_71_U0</InstName>
                    <ModuleName>PE_wrapper_71</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4235</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_78_U0</InstName>
                    <ModuleName>PE_wrapper_78</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4244</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_85_U0</InstName>
                    <ModuleName>PE_wrapper_85</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4253</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_92_U0</InstName>
                    <ModuleName>PE_wrapper_92</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4262</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_99_U0</InstName>
                    <ModuleName>PE_wrapper_99</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4271</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_106_U0</InstName>
                    <ModuleName>PE_wrapper_106</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4280</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_113_U0</InstName>
                    <ModuleName>PE_wrapper_113</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4289</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_124_U0</InstName>
                    <ModuleName>A_PE_dummy_124</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4298</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_72_U0</InstName>
                    <ModuleName>PE_wrapper_72</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4303</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_79_U0</InstName>
                    <ModuleName>PE_wrapper_79</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4312</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_86_U0</InstName>
                    <ModuleName>PE_wrapper_86</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4321</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_93_U0</InstName>
                    <ModuleName>PE_wrapper_93</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4330</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_100_U0</InstName>
                    <ModuleName>PE_wrapper_100</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4339</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_107_U0</InstName>
                    <ModuleName>PE_wrapper_107</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4348</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_114_U0</InstName>
                    <ModuleName>PE_wrapper_114</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4357</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_125_U0</InstName>
                    <ModuleName>A_PE_dummy_125</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4366</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_U0</InstName>
                    <ModuleName>B_PE_dummy</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4371</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4376</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_3_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_2_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_80_U0</InstName>
                    <ModuleName>PE_wrapper_80</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4382</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_87_U0</InstName>
                    <ModuleName>PE_wrapper_87</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4391</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_94_U0</InstName>
                    <ModuleName>PE_wrapper_94</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4400</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_101_U0</InstName>
                    <ModuleName>PE_wrapper_101</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4409</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_108_U0</InstName>
                    <ModuleName>PE_wrapper_108</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4418</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_115_U0</InstName>
                    <ModuleName>PE_wrapper_115</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4427</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_126_U0</InstName>
                    <ModuleName>A_PE_dummy_126</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4436</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_133_U0</InstName>
                    <ModuleName>B_PE_dummy_133</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4441</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4446</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_20_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_18_fu_278_p2 add_ln703_fu_336_p2 add_ln840_19_fu_347_p2 add_ln1039_8_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_151_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_151</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4453</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_151_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_151_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_17_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_151_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_151_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_16_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_88_U0</InstName>
                    <ModuleName>PE_wrapper_88</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4459</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_95_U0</InstName>
                    <ModuleName>PE_wrapper_95</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4468</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_102_U0</InstName>
                    <ModuleName>PE_wrapper_102</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4477</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_109_U0</InstName>
                    <ModuleName>PE_wrapper_109</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4486</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_116_U0</InstName>
                    <ModuleName>PE_wrapper_116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4495</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_127_U0</InstName>
                    <ModuleName>A_PE_dummy_127</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4504</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_134_U0</InstName>
                    <ModuleName>B_PE_dummy_134</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4509</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_140_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_140</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4514</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_140_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_140_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_305_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_140_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_140_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_303_fu_278_p2 add_ln703_fu_336_p2 add_ln840_304_fu_347_p2 add_ln1039_103_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_152_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_152</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4521</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_152_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_152_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_272_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_152_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_152_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_270_fu_278_p2 add_ln703_fu_336_p2 add_ln840_271_fu_347_p2 add_ln1039_92_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_164_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_164</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4528</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_164_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_164_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_15_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_164_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_164_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_14_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_96_U0</InstName>
                    <ModuleName>PE_wrapper_96</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4534</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_103_U0</InstName>
                    <ModuleName>PE_wrapper_103</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4543</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_110_U0</InstName>
                    <ModuleName>PE_wrapper_110</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4552</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_117_U0</InstName>
                    <ModuleName>PE_wrapper_117</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4561</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_128_U0</InstName>
                    <ModuleName>A_PE_dummy_128</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4570</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_135_U0</InstName>
                    <ModuleName>B_PE_dummy_135</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4575</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_141_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_141</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4580</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_141_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_141_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_302_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_141_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_141_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_300_fu_282_p2 add_ln703_fu_340_p2 add_ln840_301_fu_351_p2 add_ln1039_102_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_153_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_153</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4587</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_153_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_153_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_269_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_153_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_153_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_267_fu_278_p2 add_ln703_fu_336_p2 add_ln840_268_fu_347_p2 add_ln1039_91_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_165_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_165</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4594</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_165_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_165_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_236_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_165_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_165_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_234_fu_278_p2 add_ln703_fu_336_p2 add_ln840_235_fu_347_p2 add_ln1039_80_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_177_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_177</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4601</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_177_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_177_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_13_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_177_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_177_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_12_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_104_U0</InstName>
                    <ModuleName>PE_wrapper_104</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4607</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_111_U0</InstName>
                    <ModuleName>PE_wrapper_111</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4616</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_118_U0</InstName>
                    <ModuleName>PE_wrapper_118</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4625</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_129_U0</InstName>
                    <ModuleName>A_PE_dummy_129</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4634</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_136_U0</InstName>
                    <ModuleName>B_PE_dummy_136</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4639</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_142_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_142</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4644</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_142_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_142_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_299_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_142_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_142_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_297_fu_282_p2 add_ln703_fu_340_p2 add_ln840_298_fu_351_p2 add_ln1039_101_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_154_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_154</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4651</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_154_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_154_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_266_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_154_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_154_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_264_fu_282_p2 add_ln703_fu_340_p2 add_ln840_265_fu_351_p2 add_ln1039_90_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_166_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_166</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4658</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_166_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_166_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_233_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_166_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_166_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_231_fu_278_p2 add_ln703_fu_336_p2 add_ln840_232_fu_347_p2 add_ln1039_79_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_178_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_178</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4665</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_178_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_178_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_200_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_178_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_178_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_198_fu_278_p2 add_ln703_fu_336_p2 add_ln840_199_fu_347_p2 add_ln1039_68_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_190_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_190</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4672</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_190_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_190_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_11_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_190_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_190_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_10_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_112_U0</InstName>
                    <ModuleName>PE_wrapper_112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4678</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_119_U0</InstName>
                    <ModuleName>PE_wrapper_119</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4687</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_130_U0</InstName>
                    <ModuleName>A_PE_dummy_130</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4696</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_137_U0</InstName>
                    <ModuleName>B_PE_dummy_137</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4701</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_143_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_143</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4706</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_143_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_143_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_296_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_143_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_143_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_294_fu_282_p2 add_ln703_fu_340_p2 add_ln840_295_fu_351_p2 add_ln1039_100_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_155_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_155</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4713</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_155_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_155_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_263_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_155_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_155_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_261_fu_282_p2 add_ln703_fu_340_p2 add_ln840_262_fu_351_p2 add_ln1039_89_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_167_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_167</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4720</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_167_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_167_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_230_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_167_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_167_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_228_fu_282_p2 add_ln703_fu_340_p2 add_ln840_229_fu_351_p2 add_ln1039_78_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_179_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_179</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4727</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_179_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_179_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_197_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_179_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_179_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_195_fu_278_p2 add_ln703_fu_336_p2 add_ln840_196_fu_347_p2 add_ln1039_67_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_191_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_191</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4734</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_191_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_191_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_164_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_191_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_191_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_162_fu_278_p2 add_ln703_fu_336_p2 add_ln840_163_fu_347_p2 add_ln1039_56_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_203_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_203</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4741</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_203_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_203_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_9_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_203_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_203_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_8_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_120_U0</InstName>
                    <ModuleName>PE_wrapper_120</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4747</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln509_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln514_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_564_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U120 fadd_32ns_32ns_32_10_full_dsp_1_U112 fmul_32ns_32ns_32_5_max_dsp_1_U121 fadd_32ns_32ns_32_10_full_dsp_1_U113 fmul_32ns_32ns_32_5_max_dsp_1_U122 fadd_32ns_32ns_32_10_full_dsp_1_U114 fmul_32ns_32ns_32_5_max_dsp_1_U123 fadd_32ns_32ns_32_10_full_dsp_1_U115 fmul_32ns_32ns_32_5_max_dsp_1_U124 fadd_32ns_32ns_32_10_full_dsp_1_U116 fmul_32ns_32ns_32_5_max_dsp_1_U125 fadd_32ns_32ns_32_10_full_dsp_1_U117 fmul_32ns_32ns_32_5_max_dsp_1_U126 fadd_32ns_32ns_32_10_full_dsp_1_U118 fmul_32ns_32ns_32_5_max_dsp_1_U127 fadd_32ns_32ns_32_10_full_dsp_1_U119 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_131_U0</InstName>
                    <ModuleName>A_PE_dummy_131</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4756</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_138_U0</InstName>
                    <ModuleName>B_PE_dummy_138</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4761</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_144_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_144</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4766</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_144_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_144_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_293_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_144_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_144_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_291_fu_282_p2 add_ln703_fu_340_p2 add_ln840_292_fu_351_p2 add_ln1039_99_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_156_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_156</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4773</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_156_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_156_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_260_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_156_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_156_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_258_fu_282_p2 add_ln703_fu_340_p2 add_ln840_259_fu_351_p2 add_ln1039_88_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_168_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_168</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4780</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_168_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_168_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_227_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_168_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_168_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_225_fu_282_p2 add_ln703_fu_340_p2 add_ln840_226_fu_351_p2 add_ln1039_77_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_180_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_180</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4787</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_180_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_180_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_194_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_180_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_180_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_192_fu_282_p2 add_ln703_fu_340_p2 add_ln840_193_fu_351_p2 add_ln1039_66_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_192_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_192</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4794</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_192_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_192_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_161_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_192_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_192_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_159_fu_278_p2 add_ln703_fu_336_p2 add_ln840_160_fu_347_p2 add_ln1039_55_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_204_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_204</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4801</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_204_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_204_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_128_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_204_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_204_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_126_fu_278_p2 add_ln703_fu_336_p2 add_ln840_127_fu_347_p2 add_ln1039_44_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_216_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_216</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4808</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_216_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_216_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_7_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_216_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_216_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_6_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_132_U0</InstName>
                    <ModuleName>A_PE_dummy_132</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4814</ID>
                    <BindInstances>add_ln609_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_139_U0</InstName>
                    <ModuleName>B_PE_dummy_139</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4819</ID>
                    <BindInstances>add_ln634_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_145_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_145</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4824</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_145_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_145_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_290_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_145_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_145_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_288_fu_282_p2 add_ln703_fu_340_p2 add_ln840_289_fu_351_p2 add_ln1039_98_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_157_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_157</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4831</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_157_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_157_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_257_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_157_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_157_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_255_fu_282_p2 add_ln703_fu_340_p2 add_ln840_256_fu_351_p2 add_ln1039_87_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_169_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_169</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4838</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_169_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_169_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_224_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_169_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_169_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_222_fu_282_p2 add_ln703_fu_340_p2 add_ln840_223_fu_351_p2 add_ln1039_76_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_181_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_181</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4845</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_181_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_181_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_191_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_181_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_181_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_189_fu_282_p2 add_ln703_fu_340_p2 add_ln840_190_fu_351_p2 add_ln1039_65_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_193_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_193</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4852</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_193_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_193_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_158_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_193_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_193_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_156_fu_282_p2 add_ln703_fu_340_p2 add_ln840_157_fu_351_p2 add_ln1039_54_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_205_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_205</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4859</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_205_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_205_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_125_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_205_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_205_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_123_fu_278_p2 add_ln703_fu_336_p2 add_ln840_124_fu_347_p2 add_ln1039_43_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_217_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_217</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4866</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_217_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_217_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_92_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_217_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_217_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_90_fu_278_p2 add_ln703_fu_336_p2 add_ln840_91_fu_347_p2 add_ln1039_32_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_229_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_229</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4873</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_229_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_229_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_5_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_229_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_229_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln729_fu_170_p2 add_ln840_4_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_146_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_146</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4879</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_146_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_146_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_287_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_146_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_146_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_285_fu_282_p2 add_ln703_fu_340_p2 add_ln840_286_fu_351_p2 add_ln1039_97_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_158_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_158</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4886</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_158_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_158_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_254_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_158_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_158_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_252_fu_282_p2 add_ln703_fu_340_p2 add_ln840_253_fu_351_p2 add_ln1039_86_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_170_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_170</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4893</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_170_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_170_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_221_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_170_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_170_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_219_fu_282_p2 add_ln703_fu_340_p2 add_ln840_220_fu_351_p2 add_ln1039_75_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_182_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_182</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4900</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_182_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_182_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_188_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_182_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_182_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_186_fu_282_p2 add_ln703_fu_340_p2 add_ln840_187_fu_351_p2 add_ln1039_64_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_194_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_194</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4907</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_194_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_194_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_155_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_194_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_194_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_153_fu_282_p2 add_ln703_fu_340_p2 add_ln840_154_fu_351_p2 add_ln1039_53_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_206_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_206</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4914</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_206_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_206_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_122_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_206_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_206_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_120_fu_282_p2 add_ln703_fu_340_p2 add_ln840_121_fu_351_p2 add_ln1039_42_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_218_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_218</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4921</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_218_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_218_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_89_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_218_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_218_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_87_fu_278_p2 add_ln703_fu_336_p2 add_ln840_88_fu_347_p2 add_ln1039_31_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_230_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_230</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4928</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_230_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_230_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_56_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_230_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_230_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_54_fu_278_p2 add_ln703_fu_336_p2 add_ln840_55_fu_347_p2 add_ln1039_20_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_147_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_147</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4935</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_147_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_147_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_284_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_147_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_147_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_282_fu_282_p2 add_ln703_fu_340_p2 add_ln840_283_fu_351_p2 add_ln1039_96_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_159_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_159</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4942</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_251_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_249_fu_282_p2 add_ln703_fu_340_p2 add_ln840_250_fu_351_p2 add_ln1039_85_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_171_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_171</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4949</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_171_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_171_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_218_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_171_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_171_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_216_fu_282_p2 add_ln703_fu_340_p2 add_ln840_217_fu_351_p2 add_ln1039_74_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_183_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_183</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4956</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_183_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_183_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_185_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_183_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_183_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_183_fu_282_p2 add_ln703_fu_340_p2 add_ln840_184_fu_351_p2 add_ln1039_63_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_195_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_195</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4963</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_195_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_195_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_152_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_195_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_195_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_150_fu_282_p2 add_ln703_fu_340_p2 add_ln840_151_fu_351_p2 add_ln1039_52_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_207_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_207</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4970</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_207_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_207_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_119_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_207_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_207_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_117_fu_282_p2 add_ln703_fu_340_p2 add_ln840_118_fu_351_p2 add_ln1039_41_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_219_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_219</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4977</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_219_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_219_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_86_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_219_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_219_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_84_fu_282_p2 add_ln703_fu_340_p2 add_ln840_85_fu_351_p2 add_ln1039_30_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_231_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_231</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4984</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_231_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_231_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_53_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_231_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_231_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_51_fu_278_p2 add_ln703_fu_336_p2 add_ln840_52_fu_347_p2 add_ln1039_19_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_148_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_148</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4991</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_148_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_148_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_281_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_148_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_148_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_279_fu_282_p2 add_ln703_fu_340_p2 add_ln840_280_fu_351_p2 add_ln1039_95_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_160_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_160</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4998</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_160_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_160_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_248_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_160_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_160_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_246_fu_282_p2 add_ln703_fu_340_p2 add_ln840_247_fu_351_p2 add_ln1039_84_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_172_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_172</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5005</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_172_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_172_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_215_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_172_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_172_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_213_fu_282_p2 add_ln703_fu_340_p2 add_ln840_214_fu_351_p2 add_ln1039_73_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_184_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_184</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5012</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_184_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_184_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_182_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_184_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_184_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_180_fu_282_p2 add_ln703_fu_340_p2 add_ln840_181_fu_351_p2 add_ln1039_62_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_196_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_196</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5019</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_196_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_196_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_149_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_196_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_196_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_147_fu_282_p2 add_ln703_fu_340_p2 add_ln840_148_fu_351_p2 add_ln1039_51_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_208_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_208</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5026</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_208_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_208_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_116_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_208_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_208_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_114_fu_282_p2 add_ln703_fu_340_p2 add_ln840_115_fu_351_p2 add_ln1039_40_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_220_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_220</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5033</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_220_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_220_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_83_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_220_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_220_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_81_fu_282_p2 add_ln703_fu_340_p2 add_ln840_82_fu_351_p2 add_ln1039_29_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_232_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_232</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5040</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_232_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_232_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_50_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_232_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_232_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_48_fu_282_p2 add_ln703_fu_340_p2 add_ln840_49_fu_351_p2 add_ln1039_18_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_149_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_149</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5047</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_149_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_149_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_278_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_149_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_149_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_276_fu_280_p2 add_ln703_fu_338_p2 add_ln840_277_fu_349_p2 add_ln1039_94_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_161_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_161</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5054</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_161_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_161_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_245_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_161_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_161_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_243_fu_282_p2 add_ln703_fu_340_p2 add_ln840_244_fu_351_p2 add_ln1039_83_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_173_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_173</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5061</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_173_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_173_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_212_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_173_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_173_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_210_fu_282_p2 add_ln703_fu_340_p2 add_ln840_211_fu_351_p2 add_ln1039_72_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_185_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_185</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5068</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_185_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_185_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_179_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_185_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_185_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_177_fu_282_p2 add_ln703_fu_340_p2 add_ln840_178_fu_351_p2 add_ln1039_61_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_197_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_197</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5075</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_197_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_197_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_146_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_197_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_197_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_144_fu_282_p2 add_ln703_fu_340_p2 add_ln840_145_fu_351_p2 add_ln1039_50_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_209_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_209</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5082</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_209_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_209_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_113_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_209_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_209_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_111_fu_282_p2 add_ln703_fu_340_p2 add_ln840_112_fu_351_p2 add_ln1039_39_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_221_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_221</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5089</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_221_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_221_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_80_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_221_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_221_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_78_fu_282_p2 add_ln703_fu_340_p2 add_ln840_79_fu_351_p2 add_ln1039_28_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_233_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_233</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5096</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_233_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_233_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_47_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_233_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_233_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_45_fu_282_p2 add_ln703_fu_340_p2 add_ln840_46_fu_351_p2 add_ln1039_17_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_150_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_150</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5103</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_150_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_150_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_275_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_150_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_150_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_273_fu_280_p2 add_ln703_fu_338_p2 add_ln840_274_fu_349_p2 add_ln1039_93_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_162_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_162</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_162_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_162_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_242_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_162_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_162_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_240_fu_280_p2 add_ln703_fu_338_p2 add_ln840_241_fu_349_p2 add_ln1039_82_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_174_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_174</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5117</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_174_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_174_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_209_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_174_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_174_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_207_fu_282_p2 add_ln703_fu_340_p2 add_ln840_208_fu_351_p2 add_ln1039_71_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_186_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_186</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5124</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_186_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_186_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_176_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_186_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_186_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_174_fu_282_p2 add_ln703_fu_340_p2 add_ln840_175_fu_351_p2 add_ln1039_60_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_198_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_198</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5131</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_198_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_198_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_143_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_198_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_198_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_141_fu_282_p2 add_ln703_fu_340_p2 add_ln840_142_fu_351_p2 add_ln1039_49_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_210_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_210</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5138</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_210_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_210_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_110_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_210_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_210_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_108_fu_282_p2 add_ln703_fu_340_p2 add_ln840_109_fu_351_p2 add_ln1039_38_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_222_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_222</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5145</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_222_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_222_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_77_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_222_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_222_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_75_fu_282_p2 add_ln703_fu_340_p2 add_ln840_76_fu_351_p2 add_ln1039_27_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_234_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_234</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5152</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_234_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_234_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_44_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_234_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_234_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_42_fu_282_p2 add_ln703_fu_340_p2 add_ln840_43_fu_351_p2 add_ln1039_16_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_163_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_163</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5159</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_163_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_163_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_239_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_163_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_163_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_237_fu_280_p2 add_ln703_fu_338_p2 add_ln840_238_fu_349_p2 add_ln1039_81_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_175_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_175</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5166</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_175_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_175_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_206_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_175_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_175_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_204_fu_280_p2 add_ln703_fu_338_p2 add_ln840_205_fu_349_p2 add_ln1039_70_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_187_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_187</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5173</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_187_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_187_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_173_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_187_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_187_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_171_fu_282_p2 add_ln703_fu_340_p2 add_ln840_172_fu_351_p2 add_ln1039_59_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_199_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_199</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5180</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_199_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_199_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_140_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_199_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_199_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_138_fu_282_p2 add_ln703_fu_340_p2 add_ln840_139_fu_351_p2 add_ln1039_48_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_211_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_211</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5187</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_211_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_211_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_107_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_211_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_211_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_105_fu_282_p2 add_ln703_fu_340_p2 add_ln840_106_fu_351_p2 add_ln1039_37_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_223_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_223</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5194</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_223_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_223_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_74_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_223_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_223_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_72_fu_282_p2 add_ln703_fu_340_p2 add_ln840_73_fu_351_p2 add_ln1039_26_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_235_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_235</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5201</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_235_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_235_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_41_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_235_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_235_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_39_fu_282_p2 add_ln703_fu_340_p2 add_ln840_40_fu_351_p2 add_ln1039_15_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_176_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_176</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5208</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_176_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_176_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_203_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_176_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_176_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_201_fu_280_p2 add_ln703_fu_338_p2 add_ln840_202_fu_349_p2 add_ln1039_69_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_188_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_188</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5215</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_188_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_188_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_170_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_188_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_188_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_168_fu_280_p2 add_ln703_fu_338_p2 add_ln840_169_fu_349_p2 add_ln1039_58_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_200_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_200</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5222</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_200_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_200_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_137_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_200_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_200_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_135_fu_282_p2 add_ln703_fu_340_p2 add_ln840_136_fu_351_p2 add_ln1039_47_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_212_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_212</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5229</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_212_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_212_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_104_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_212_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_212_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_102_fu_282_p2 add_ln703_fu_340_p2 add_ln840_103_fu_351_p2 add_ln1039_36_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_224_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_224</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5236</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_224_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_224_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_71_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_224_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_224_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_69_fu_282_p2 add_ln703_fu_340_p2 add_ln840_70_fu_351_p2 add_ln1039_25_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_236_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_236</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5243</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_236_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_236_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_38_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_236_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_236_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_36_fu_282_p2 add_ln703_fu_340_p2 add_ln840_37_fu_351_p2 add_ln1039_14_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_189_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_189</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5250</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_189_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_189_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_167_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_189_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_189_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_165_fu_280_p2 add_ln703_fu_338_p2 add_ln840_166_fu_349_p2 add_ln1039_57_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_201_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_201</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5257</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_201_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_201_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_134_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_201_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_201_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_132_fu_280_p2 add_ln703_fu_338_p2 add_ln840_133_fu_349_p2 add_ln1039_46_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_213_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_213</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5264</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_213_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_213_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_101_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_213_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_213_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_99_fu_282_p2 add_ln703_fu_340_p2 add_ln840_100_fu_351_p2 add_ln1039_35_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_225_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_225</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5271</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_225_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_225_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_68_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_225_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_225_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_66_fu_282_p2 add_ln703_fu_340_p2 add_ln840_67_fu_351_p2 add_ln1039_24_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_237_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_237</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5278</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_237_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_237_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_35_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_237_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_237_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_33_fu_282_p2 add_ln703_fu_340_p2 add_ln840_34_fu_351_p2 add_ln1039_13_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_202_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_202</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5285</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_202_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_202_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_131_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_202_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_202_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_129_fu_280_p2 add_ln703_fu_338_p2 add_ln840_130_fu_349_p2 add_ln1039_45_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_214_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_214</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5292</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_214_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_214_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_98_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_214_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_214_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_96_fu_280_p2 add_ln703_fu_338_p2 add_ln840_97_fu_349_p2 add_ln1039_34_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_226_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_226</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5299</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_226_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_226_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_65_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_226_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_226_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_63_fu_282_p2 add_ln703_fu_340_p2 add_ln840_64_fu_351_p2 add_ln1039_23_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_238_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_238</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5306</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_238_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_238_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_32_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_238_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_238_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_30_fu_282_p2 add_ln703_fu_340_p2 add_ln840_31_fu_351_p2 add_ln1039_12_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_215_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_215</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5313</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_215_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_215_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_95_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_215_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_215_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_93_fu_280_p2 add_ln703_fu_338_p2 add_ln840_94_fu_349_p2 add_ln1039_33_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_227_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_227</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5320</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_227_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_227_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_62_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_227_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_227_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_60_fu_280_p2 add_ln703_fu_338_p2 add_ln840_61_fu_349_p2 add_ln1039_22_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_239_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_239</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5327</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_239_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_239_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_29_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_239_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_239_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_27_fu_282_p2 add_ln703_fu_340_p2 add_ln840_28_fu_351_p2 add_ln1039_11_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_228_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_228</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5334</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_228_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_228_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_59_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_228_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_228_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_57_fu_280_p2 add_ln703_fu_338_p2 add_ln840_58_fu_349_p2 add_ln1039_21_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_240_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_240</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5341</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_240_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_240_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_26_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_240_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_240_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_24_fu_280_p2 add_ln703_fu_338_p2 add_ln840_25_fu_349_p2 add_ln1039_10_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_241_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_241</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5348</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_241_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_241_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_23_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_241_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_241_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_21_fu_280_p2 add_ln703_fu_338_p2 add_ln840_22_fu_349_p2 add_ln1039_9_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_boundary_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5355</ID>
                    <BindInstances>add_ln1039_fu_72_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5361</ID>
                    <BindInstances>add_ln1039_7_fu_118_p2 add_ln840_fu_127_p2 add_ln1039_fu_167_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_242_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_242</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5368</ID>
                    <BindInstances>add_ln1039_6_fu_122_p2 add_ln840_fu_131_p2 add_ln1039_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_243_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_243</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5375</ID>
                    <BindInstances>add_ln1039_5_fu_122_p2 add_ln840_fu_131_p2 add_ln1039_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_244_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_244</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5382</ID>
                    <BindInstances>add_ln1039_4_fu_122_p2 add_ln840_fu_131_p2 add_ln1039_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_245_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_245</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5389</ID>
                    <BindInstances>add_ln1039_3_fu_122_p2 add_ln840_fu_131_p2 add_ln1039_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_246_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_246</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5396</ID>
                    <BindInstances>add_ln1039_2_fu_122_p2 add_ln840_fu_131_p2 add_ln1039_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_247_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_247</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5403</ID>
                    <BindInstances>add_ln1039_1_fu_122_p2 add_ln840_fu_131_p2 add_ln1039_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L3_out_U0</InstName>
                    <ModuleName>C_drain_IO_L3_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5410</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L3_out_Pipeline_VITIS_LOOP_858_1_fu_66</InstName>
                            <ModuleName>C_drain_IO_L3_out_Pipeline_VITIS_LOOP_858_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>add_ln840_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>C_c_U fifo_A_A_IO_L2_in_0_U fifo_A_A_IO_L2_in_1_U fifo_A_A_IO_L2_in_2_U fifo_A_A_IO_L2_in_3_U fifo_A_A_IO_L2_in_4_U fifo_A_A_IO_L2_in_5_U fifo_A_A_IO_L2_in_6_U fifo_A_A_IO_L2_in_7_U fifo_A_A_IO_L2_in_8_U fifo_A_A_IO_L2_in_9_U fifo_A_A_IO_L2_in_10_U fifo_A_A_IO_L2_in_11_U fifo_A_A_IO_L2_in_12_U fifo_B_B_IO_L2_in_0_U fifo_B_B_IO_L2_in_1_U fifo_B_B_IO_L2_in_2_U fifo_B_B_IO_L2_in_3_U fifo_B_B_IO_L2_in_4_U fifo_B_B_IO_L2_in_5_U fifo_B_B_IO_L2_in_6_U fifo_B_B_IO_L2_in_7_U fifo_A_PE_0_0_U fifo_A_PE_0_1_U fifo_A_PE_0_2_U fifo_A_PE_0_3_U fifo_A_PE_0_4_U fifo_A_PE_0_5_U fifo_A_PE_0_6_U fifo_A_PE_0_7_U fifo_A_PE_0_8_U fifo_A_PE_1_0_U fifo_A_PE_1_1_U fifo_A_PE_1_2_U fifo_A_PE_1_3_U fifo_A_PE_1_4_U fifo_A_PE_1_5_U fifo_A_PE_1_6_U fifo_A_PE_1_7_U fifo_A_PE_1_8_U fifo_A_PE_2_0_U fifo_A_PE_2_1_U fifo_A_PE_2_2_U fifo_A_PE_2_3_U fifo_A_PE_2_4_U fifo_A_PE_2_5_U fifo_A_PE_2_6_U fifo_A_PE_2_7_U fifo_A_PE_2_8_U fifo_A_PE_3_0_U fifo_A_PE_3_1_U fifo_A_PE_3_2_U fifo_A_PE_3_3_U fifo_A_PE_3_4_U fifo_A_PE_3_5_U fifo_A_PE_3_6_U fifo_A_PE_3_7_U fifo_A_PE_3_8_U fifo_A_PE_4_0_U fifo_A_PE_4_1_U fifo_A_PE_4_2_U fifo_A_PE_4_3_U fifo_A_PE_4_4_U fifo_A_PE_4_5_U fifo_A_PE_4_6_U fifo_A_PE_4_7_U fifo_A_PE_4_8_U fifo_A_PE_5_0_U fifo_A_PE_5_1_U fifo_A_PE_5_2_U fifo_A_PE_5_3_U fifo_A_PE_5_4_U fifo_A_PE_5_5_U fifo_A_PE_5_6_U fifo_A_PE_5_7_U fifo_A_PE_5_8_U fifo_A_PE_6_0_U fifo_A_PE_6_1_U fifo_A_PE_6_2_U fifo_A_PE_6_3_U fifo_A_PE_6_4_U fifo_A_PE_6_5_U fifo_A_PE_6_6_U fifo_A_PE_6_7_U fifo_A_PE_6_8_U fifo_A_PE_7_0_U fifo_A_PE_7_1_U fifo_A_PE_7_2_U fifo_A_PE_7_3_U fifo_A_PE_7_4_U fifo_A_PE_7_5_U fifo_A_PE_7_6_U fifo_A_PE_7_7_U fifo_A_PE_7_8_U fifo_A_PE_8_0_U fifo_A_PE_8_1_U fifo_A_PE_8_2_U fifo_A_PE_8_3_U fifo_A_PE_8_4_U fifo_A_PE_8_5_U fifo_A_PE_8_6_U fifo_A_PE_8_7_U fifo_A_PE_8_8_U fifo_A_PE_9_0_U fifo_A_PE_9_1_U fifo_A_PE_9_2_U fifo_A_PE_9_3_U fifo_A_PE_9_4_U fifo_A_PE_9_5_U fifo_A_PE_9_6_U fifo_A_PE_9_7_U fifo_A_PE_9_8_U fifo_A_PE_10_0_U fifo_A_PE_10_1_U fifo_A_PE_10_2_U fifo_A_PE_10_3_U fifo_A_PE_10_4_U fifo_A_PE_10_5_U fifo_A_PE_10_6_U fifo_A_PE_10_7_U fifo_A_PE_10_8_U fifo_A_PE_11_0_U fifo_A_PE_11_1_U fifo_A_PE_11_2_U fifo_A_PE_11_3_U fifo_A_PE_11_4_U fifo_A_PE_11_5_U fifo_A_PE_11_6_U fifo_A_PE_11_7_U fifo_A_PE_11_8_U fifo_A_PE_12_0_U fifo_A_PE_12_1_U fifo_A_PE_12_2_U fifo_A_PE_12_3_U fifo_A_PE_12_4_U fifo_A_PE_12_5_U fifo_A_PE_12_6_U fifo_A_PE_12_7_U fifo_A_PE_12_8_U fifo_B_PE_0_0_U fifo_B_PE_1_0_U fifo_B_PE_2_0_U fifo_B_PE_3_0_U fifo_B_PE_4_0_U fifo_B_PE_5_0_U fifo_B_PE_6_0_U fifo_B_PE_7_0_U fifo_B_PE_8_0_U fifo_B_PE_9_0_U fifo_B_PE_10_0_U fifo_B_PE_11_0_U fifo_B_PE_12_0_U fifo_B_PE_13_0_U fifo_B_PE_0_1_U fifo_B_PE_1_1_U fifo_B_PE_2_1_U fifo_B_PE_3_1_U fifo_B_PE_4_1_U fifo_B_PE_5_1_U fifo_B_PE_6_1_U fifo_B_PE_7_1_U fifo_B_PE_8_1_U fifo_B_PE_9_1_U fifo_B_PE_10_1_U fifo_B_PE_11_1_U fifo_B_PE_12_1_U fifo_B_PE_13_1_U fifo_B_PE_0_2_U fifo_B_PE_1_2_U fifo_B_PE_2_2_U fifo_B_PE_3_2_U fifo_B_PE_4_2_U fifo_B_PE_5_2_U fifo_B_PE_6_2_U fifo_B_PE_7_2_U fifo_B_PE_8_2_U fifo_B_PE_9_2_U fifo_B_PE_10_2_U fifo_B_PE_11_2_U fifo_B_PE_12_2_U fifo_B_PE_13_2_U fifo_B_PE_0_3_U fifo_B_PE_1_3_U fifo_B_PE_2_3_U fifo_B_PE_3_3_U fifo_B_PE_4_3_U fifo_B_PE_5_3_U fifo_B_PE_6_3_U fifo_B_PE_7_3_U fifo_B_PE_8_3_U fifo_B_PE_9_3_U fifo_B_PE_10_3_U fifo_B_PE_11_3_U fifo_B_PE_12_3_U fifo_B_PE_13_3_U fifo_B_PE_0_4_U fifo_B_PE_1_4_U fifo_B_PE_2_4_U fifo_B_PE_3_4_U fifo_B_PE_4_4_U fifo_B_PE_5_4_U fifo_B_PE_6_4_U fifo_B_PE_7_4_U fifo_B_PE_8_4_U fifo_B_PE_9_4_U fifo_B_PE_10_4_U fifo_B_PE_11_4_U fifo_B_PE_12_4_U fifo_B_PE_13_4_U fifo_B_PE_0_5_U fifo_B_PE_1_5_U fifo_B_PE_2_5_U fifo_B_PE_3_5_U fifo_B_PE_4_5_U fifo_B_PE_5_5_U fifo_B_PE_6_5_U fifo_B_PE_7_5_U fifo_B_PE_8_5_U fifo_B_PE_9_5_U fifo_B_PE_10_5_U fifo_B_PE_11_5_U fifo_B_PE_12_5_U fifo_B_PE_13_5_U fifo_B_PE_0_6_U fifo_B_PE_1_6_U fifo_B_PE_2_6_U fifo_B_PE_3_6_U fifo_B_PE_4_6_U fifo_B_PE_5_6_U fifo_B_PE_6_6_U fifo_B_PE_7_6_U fifo_B_PE_8_6_U fifo_B_PE_9_6_U fifo_B_PE_10_6_U fifo_B_PE_11_6_U fifo_B_PE_12_6_U fifo_B_PE_13_6_U fifo_B_PE_0_7_U fifo_B_PE_1_7_U fifo_B_PE_2_7_U fifo_B_PE_3_7_U fifo_B_PE_4_7_U fifo_B_PE_5_7_U fifo_B_PE_6_7_U fifo_B_PE_7_7_U fifo_B_PE_8_7_U fifo_B_PE_9_7_U fifo_B_PE_10_7_U fifo_B_PE_11_7_U fifo_B_PE_12_7_U fifo_B_PE_13_7_U fifo_C_drain_PE_0_0_U fifo_C_drain_PE_1_0_U fifo_C_drain_PE_2_0_U fifo_C_drain_PE_3_0_U fifo_C_drain_PE_4_0_U fifo_C_drain_PE_5_0_U fifo_C_drain_PE_6_0_U fifo_C_drain_PE_7_0_U fifo_C_drain_PE_8_0_U fifo_C_drain_PE_9_0_U fifo_C_drain_PE_10_0_U fifo_C_drain_PE_11_0_U fifo_C_drain_PE_12_0_U fifo_C_drain_PE_0_1_U fifo_C_drain_PE_1_1_U fifo_C_drain_PE_2_1_U fifo_C_drain_PE_3_1_U fifo_C_drain_PE_4_1_U fifo_C_drain_PE_5_1_U fifo_C_drain_PE_6_1_U fifo_C_drain_PE_7_1_U fifo_C_drain_PE_8_1_U fifo_C_drain_PE_9_1_U fifo_C_drain_PE_10_1_U fifo_C_drain_PE_11_1_U fifo_C_drain_PE_12_1_U fifo_C_drain_PE_0_2_U fifo_C_drain_PE_1_2_U fifo_C_drain_PE_2_2_U fifo_C_drain_PE_3_2_U fifo_C_drain_PE_4_2_U fifo_C_drain_PE_5_2_U fifo_C_drain_PE_6_2_U fifo_C_drain_PE_7_2_U fifo_C_drain_PE_8_2_U fifo_C_drain_PE_9_2_U fifo_C_drain_PE_10_2_U fifo_C_drain_PE_11_2_U fifo_C_drain_PE_12_2_U fifo_C_drain_PE_0_3_U fifo_C_drain_PE_1_3_U fifo_C_drain_PE_2_3_U fifo_C_drain_PE_3_3_U fifo_C_drain_PE_4_3_U fifo_C_drain_PE_5_3_U fifo_C_drain_PE_6_3_U fifo_C_drain_PE_7_3_U fifo_C_drain_PE_8_3_U fifo_C_drain_PE_9_3_U fifo_C_drain_PE_10_3_U fifo_C_drain_PE_11_3_U fifo_C_drain_PE_12_3_U fifo_C_drain_PE_0_4_U fifo_C_drain_PE_1_4_U fifo_C_drain_PE_2_4_U fifo_C_drain_PE_3_4_U fifo_C_drain_PE_4_4_U fifo_C_drain_PE_5_4_U fifo_C_drain_PE_6_4_U fifo_C_drain_PE_7_4_U fifo_C_drain_PE_8_4_U fifo_C_drain_PE_9_4_U fifo_C_drain_PE_10_4_U fifo_C_drain_PE_11_4_U fifo_C_drain_PE_12_4_U fifo_C_drain_PE_0_5_U fifo_C_drain_PE_1_5_U fifo_C_drain_PE_2_5_U fifo_C_drain_PE_3_5_U fifo_C_drain_PE_4_5_U fifo_C_drain_PE_5_5_U fifo_C_drain_PE_6_5_U fifo_C_drain_PE_7_5_U fifo_C_drain_PE_8_5_U fifo_C_drain_PE_9_5_U fifo_C_drain_PE_10_5_U fifo_C_drain_PE_11_5_U fifo_C_drain_PE_12_5_U fifo_C_drain_PE_0_6_U fifo_C_drain_PE_1_6_U fifo_C_drain_PE_2_6_U fifo_C_drain_PE_3_6_U fifo_C_drain_PE_4_6_U fifo_C_drain_PE_5_6_U fifo_C_drain_PE_6_6_U fifo_C_drain_PE_7_6_U fifo_C_drain_PE_8_6_U fifo_C_drain_PE_9_6_U fifo_C_drain_PE_10_6_U fifo_C_drain_PE_11_6_U fifo_C_drain_PE_12_6_U fifo_C_drain_PE_0_7_U fifo_C_drain_PE_1_7_U fifo_C_drain_PE_2_7_U fifo_C_drain_PE_3_7_U fifo_C_drain_PE_4_7_U fifo_C_drain_PE_5_7_U fifo_C_drain_PE_6_7_U fifo_C_drain_PE_7_7_U fifo_C_drain_PE_8_7_U fifo_C_drain_PE_9_7_U fifo_C_drain_PE_10_7_U fifo_C_drain_PE_11_7_U fifo_C_drain_PE_12_7_U fifo_C_drain_C_drain_IO_L1_out_0_0_U fifo_C_drain_C_drain_IO_L1_out_0_1_U fifo_C_drain_C_drain_IO_L1_out_0_2_U fifo_C_drain_C_drain_IO_L1_out_0_3_U fifo_C_drain_C_drain_IO_L1_out_0_4_U fifo_C_drain_C_drain_IO_L1_out_0_5_U fifo_C_drain_C_drain_IO_L1_out_0_6_U fifo_C_drain_C_drain_IO_L1_out_0_7_U fifo_C_drain_C_drain_IO_L1_out_0_8_U fifo_C_drain_C_drain_IO_L1_out_0_9_U fifo_C_drain_C_drain_IO_L1_out_0_10_U fifo_C_drain_C_drain_IO_L1_out_0_11_U fifo_C_drain_C_drain_IO_L1_out_0_12_U fifo_C_drain_C_drain_IO_L1_out_1_0_U fifo_C_drain_C_drain_IO_L1_out_1_1_U fifo_C_drain_C_drain_IO_L1_out_1_2_U fifo_C_drain_C_drain_IO_L1_out_1_3_U fifo_C_drain_C_drain_IO_L1_out_1_4_U fifo_C_drain_C_drain_IO_L1_out_1_5_U fifo_C_drain_C_drain_IO_L1_out_1_6_U fifo_C_drain_C_drain_IO_L1_out_1_7_U fifo_C_drain_C_drain_IO_L1_out_1_8_U fifo_C_drain_C_drain_IO_L1_out_1_9_U fifo_C_drain_C_drain_IO_L1_out_1_10_U fifo_C_drain_C_drain_IO_L1_out_1_11_U fifo_C_drain_C_drain_IO_L1_out_1_12_U fifo_C_drain_C_drain_IO_L1_out_2_0_U fifo_C_drain_C_drain_IO_L1_out_2_1_U fifo_C_drain_C_drain_IO_L1_out_2_2_U fifo_C_drain_C_drain_IO_L1_out_2_3_U fifo_C_drain_C_drain_IO_L1_out_2_4_U fifo_C_drain_C_drain_IO_L1_out_2_5_U fifo_C_drain_C_drain_IO_L1_out_2_6_U fifo_C_drain_C_drain_IO_L1_out_2_7_U fifo_C_drain_C_drain_IO_L1_out_2_8_U fifo_C_drain_C_drain_IO_L1_out_2_9_U fifo_C_drain_C_drain_IO_L1_out_2_10_U fifo_C_drain_C_drain_IO_L1_out_2_11_U fifo_C_drain_C_drain_IO_L1_out_2_12_U fifo_C_drain_C_drain_IO_L1_out_3_0_U fifo_C_drain_C_drain_IO_L1_out_3_1_U fifo_C_drain_C_drain_IO_L1_out_3_2_U fifo_C_drain_C_drain_IO_L1_out_3_3_U fifo_C_drain_C_drain_IO_L1_out_3_4_U fifo_C_drain_C_drain_IO_L1_out_3_5_U fifo_C_drain_C_drain_IO_L1_out_3_6_U fifo_C_drain_C_drain_IO_L1_out_3_7_U fifo_C_drain_C_drain_IO_L1_out_3_8_U fifo_C_drain_C_drain_IO_L1_out_3_9_U fifo_C_drain_C_drain_IO_L1_out_3_10_U fifo_C_drain_C_drain_IO_L1_out_3_11_U fifo_C_drain_C_drain_IO_L1_out_3_12_U fifo_C_drain_C_drain_IO_L1_out_4_0_U fifo_C_drain_C_drain_IO_L1_out_4_1_U fifo_C_drain_C_drain_IO_L1_out_4_2_U fifo_C_drain_C_drain_IO_L1_out_4_3_U fifo_C_drain_C_drain_IO_L1_out_4_4_U fifo_C_drain_C_drain_IO_L1_out_4_5_U fifo_C_drain_C_drain_IO_L1_out_4_6_U fifo_C_drain_C_drain_IO_L1_out_4_7_U fifo_C_drain_C_drain_IO_L1_out_4_8_U fifo_C_drain_C_drain_IO_L1_out_4_9_U fifo_C_drain_C_drain_IO_L1_out_4_10_U fifo_C_drain_C_drain_IO_L1_out_4_11_U fifo_C_drain_C_drain_IO_L1_out_4_12_U fifo_C_drain_C_drain_IO_L1_out_5_0_U fifo_C_drain_C_drain_IO_L1_out_5_1_U fifo_C_drain_C_drain_IO_L1_out_5_2_U fifo_C_drain_C_drain_IO_L1_out_5_3_U fifo_C_drain_C_drain_IO_L1_out_5_4_U fifo_C_drain_C_drain_IO_L1_out_5_5_U fifo_C_drain_C_drain_IO_L1_out_5_6_U fifo_C_drain_C_drain_IO_L1_out_5_7_U fifo_C_drain_C_drain_IO_L1_out_5_8_U fifo_C_drain_C_drain_IO_L1_out_5_9_U fifo_C_drain_C_drain_IO_L1_out_5_10_U fifo_C_drain_C_drain_IO_L1_out_5_11_U fifo_C_drain_C_drain_IO_L1_out_5_12_U fifo_C_drain_C_drain_IO_L1_out_6_0_U fifo_C_drain_C_drain_IO_L1_out_6_1_U fifo_C_drain_C_drain_IO_L1_out_6_2_U fifo_C_drain_C_drain_IO_L1_out_6_3_U fifo_C_drain_C_drain_IO_L1_out_6_4_U fifo_C_drain_C_drain_IO_L1_out_6_5_U fifo_C_drain_C_drain_IO_L1_out_6_6_U fifo_C_drain_C_drain_IO_L1_out_6_7_U fifo_C_drain_C_drain_IO_L1_out_6_8_U fifo_C_drain_C_drain_IO_L1_out_6_9_U fifo_C_drain_C_drain_IO_L1_out_6_10_U fifo_C_drain_C_drain_IO_L1_out_6_11_U fifo_C_drain_C_drain_IO_L1_out_6_12_U fifo_C_drain_C_drain_IO_L1_out_7_0_U fifo_C_drain_C_drain_IO_L1_out_7_1_U fifo_C_drain_C_drain_IO_L1_out_7_2_U fifo_C_drain_C_drain_IO_L1_out_7_3_U fifo_C_drain_C_drain_IO_L1_out_7_4_U fifo_C_drain_C_drain_IO_L1_out_7_5_U fifo_C_drain_C_drain_IO_L1_out_7_6_U fifo_C_drain_C_drain_IO_L1_out_7_7_U fifo_C_drain_C_drain_IO_L1_out_7_8_U fifo_C_drain_C_drain_IO_L1_out_7_9_U fifo_C_drain_C_drain_IO_L1_out_7_10_U fifo_C_drain_C_drain_IO_L1_out_7_11_U fifo_C_drain_C_drain_IO_L1_out_7_12_U fifo_C_drain_C_drain_IO_L2_out_0_U fifo_C_drain_C_drain_IO_L2_out_1_U fifo_C_drain_C_drain_IO_L2_out_2_U fifo_C_drain_C_drain_IO_L2_out_3_U fifo_C_drain_C_drain_IO_L2_out_4_U fifo_C_drain_C_drain_IO_L2_out_5_U fifo_C_drain_C_drain_IO_L2_out_6_U fifo_C_drain_C_drain_IO_L2_out_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L3_in_Pipeline_VITIS_LOOP_8_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6659</Best-caseLatency>
                    <Average-caseLatency>6659</Average-caseLatency>
                    <Worst-caseLatency>6659</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.977 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.977 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.977 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6659</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3328</TripCount>
                        <Latency>6657</Latency>
                        <AbsoluteTimeLatency>19.971 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>530</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>130</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_98_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L3_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6730</Best-caseLatency>
                    <Average-caseLatency>6730</Average-caseLatency>
                    <Worst-caseLatency>6730</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6730</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>662</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>622</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</Name>
            <Loops>
                <VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.582 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 8194</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3>
                        <Name>VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8191</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 8192</Latency>
                        <AbsoluteTimeLatency>3.000 ns ~ 24.576 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>313</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_105_fu_181_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_190_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_312_fu_293_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_351_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_313_fu_362_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2_VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_230_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.588 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>325</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>368</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_70_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:61" URAM="0" VARIABLE="sub_ln61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32772</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>32772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.316 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.316 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.316 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32770</Latency>
                        <AbsoluteTimeLatency>98.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>312</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_133_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_148_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_216_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_310_fu_222_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_228_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_intra_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>32773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.161 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.319 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>315</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L2_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:110" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:113" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_boundary</Name>
            <Loops>
                <VITIS_LOOP_92_2_VITIS_LOOP_94_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>515</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.545 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.545 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.545 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>515</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_2_VITIS_LOOP_94_3>
                        <Name>VITIS_LOOP_92_2_VITIS_LOOP_94_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>1.539 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_92_2_VITIS_LOOP_94_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>291</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_117_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_134_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_178_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_311_fu_184_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_boundary</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>32777</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.557 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.331 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>519 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>613</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:181" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:184" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L3_in_Pipeline_VITIS_LOOP_251_1</Name>
            <Loops>
                <VITIS_LOOP_251_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.161 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.161 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.161 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_251_1>
                        <Name>VITIS_LOOP_251_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>49.155 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_251_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>132</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_251_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_98_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L3_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16458</Best-caseLatency>
                    <Average-caseLatency>16458</Average-caseLatency>
                    <Worst-caseLatency>16458</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.374 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.374 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.374 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16458</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>664</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>624</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3</Name>
            <Loops>
                <VITIS_LOOP_306_2_VITIS_LOOP_308_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.153 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.153 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.153 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_306_2_VITIS_LOOP_308_3>
                        <Name>VITIS_LOOP_306_2_VITIS_LOOP_308_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>6.147 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_306_2_VITIS_LOOP_308_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_306_2_VITIS_LOOP_308_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_140_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_306_2_VITIS_LOOP_308_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_157_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_306_2_VITIS_LOOP_308_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_201_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_306_2_VITIS_LOOP_308_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_309_fu_212_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_309"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans</Name>
            <Loops>
                <VITIS_LOOP_304_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_304_1>
                        <Name>VITIS_LOOP_304_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2053</IterationLatency>
                        <PipelineDepth>2053</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_308_3_fu_54</Instance>
                        </InstanceList>
                    </VITIS_LOOP_304_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>309</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>245</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_91_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282</Name>
            <Loops>
                <VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.050</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32773</Best-caseLatency>
                    <Average-caseLatency>32773</Average-caseLatency>
                    <Worst-caseLatency>32773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.319 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.319 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.319 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3>
                        <Name>VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32771</Latency>
                        <AbsoluteTimeLatency>98.313 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>324</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_207_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_104_fu_146_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_216_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_306_fu_268_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_874_fu_286_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="empty_874"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_307_fu_308_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_282_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_161_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_intra_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.050</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16388</Average-caseLatency>
                    <Worst-caseLatency>32774</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.164 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.322 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32774</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>327</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>336</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>B_IO_L2_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_14</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_17</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:353" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:356" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans_boundary</Name>
            <Loops>
                <VITIS_LOOP_335_2_VITIS_LOOP_337_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.153 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.153 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.153 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_335_2_VITIS_LOOP_337_3>
                        <Name>VITIS_LOOP_335_2_VITIS_LOOP_337_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>6.147 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_335_2_VITIS_LOOP_337_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>166</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_335_2_VITIS_LOOP_337_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_119_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_335_2_VITIS_LOOP_337_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_136_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_335_2_VITIS_LOOP_337_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_180_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_335_2_VITIS_LOOP_337_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_308_fu_186_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_boundary</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.050</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2055</Best-caseLatency>
                    <Average-caseLatency>32779</Average-caseLatency>
                    <Worst-caseLatency>65551</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.165 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.337 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2055 ~ 65551</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>631</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>623</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:424" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:427" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_Pipeline_VITIS_LOOP_503_1_VITIS_LOOP_505_2</Name>
            <Loops>
                <VITIS_LOOP_503_1_VITIS_LOOP_505_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.078 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.078 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.078 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_503_1_VITIS_LOOP_505_2>
                        <Name>VITIS_LOOP_503_1_VITIS_LOOP_505_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_503_1_VITIS_LOOP_505_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_503_1_VITIS_LOOP_505_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_106_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_503_1_VITIS_LOOP_505_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_118_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_503_1_VITIS_LOOP_505_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln509_fu_162_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:509" URAM="0" VARIABLE="add_ln509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_503_1_VITIS_LOOP_505_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_1_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</Name>
            <Loops>
                <VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32856</Best-caseLatency>
                    <Average-caseLatency>32856</Average-caseLatency>
                    <Worst-caseLatency>32856</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.568 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.568 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.568 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32856</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5>
                        <Name>VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32854</Latency>
                        <AbsoluteTimeLatency>98.562 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>88</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5988</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2835</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln514_fu_286_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:514" URAM="0" VARIABLE="add_ln514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="add" PRAGMA="" RTLNAME="c5_V_2_fu_515_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="c5_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_609_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_564_fu_652_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="empty_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U120" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U112" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U121" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U113" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U122" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U114" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U123" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U124" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U116" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U125" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U117" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U126" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U118" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U127" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U119" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:546" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_1_fu_658_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_555_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33885</Best-caseLatency>
                    <Average-caseLatency>33885</Average-caseLatency>
                    <Worst-caseLatency>33885</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33885</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6030</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3140</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:495" URAM="0" VARIABLE="local_C"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_wrapper</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_18</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_19</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_20</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_21</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_22</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_23</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_24</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_25</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_26</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_27</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_28</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_29</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_30</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_31</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_33</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_34</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_35</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_36</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_37</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_38</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_39</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_40</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_41</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_42</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_43</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_44</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_45</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_46</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_47</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_48</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_49</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_50</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_51</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_52</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_53</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_54</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_55</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_56</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_57</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_58</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_59</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_60</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_61</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_62</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_63</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_64</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_65</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_66</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_67</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_68</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_69</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_70</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_71</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_72</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_73</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_74</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_75</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_76</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_77</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_78</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_79</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_80</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_81</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_82</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_83</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_84</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_85</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_86</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_87</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_88</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_89</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_90</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_91</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_92</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_93</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_94</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_95</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_96</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_97</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_98</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_99</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_100</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_101</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_102</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_103</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_104</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_105</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_106</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_107</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_108</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_109</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_110</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_111</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_112</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_113</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_114</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_115</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_116</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_117</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_118</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_119</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_120</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_PE_dummy</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_121</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_122</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_123</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_124</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_125</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_126</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_127</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_128</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_129</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_130</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_131</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_132</Name>
            <Loops>
                <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                        <Name>VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_609_1_VITIS_LOOP_611_2_VITIS_LOOP_613_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_133</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_134</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_135</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_136</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_137</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_138</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_139</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_636_2_VITIS_LOOP_638_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:634" URAM="0" VARIABLE="add_ln634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_3_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_2_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_20_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_18_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_19_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_8_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_140_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_305_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_305"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_140_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_303_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_304_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_103_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_103"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_140</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_141_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_302_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_302"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_141_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_300_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_301_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_102_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_102"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_141</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_142_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_299_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_299"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_142_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_297_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_298_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_101_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_142</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_143_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_296_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_143_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_294_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_295_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_100_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_143</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_144_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_293_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_293"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_144_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_291_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_292_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_99_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_144</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_145_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_290_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_290"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_145_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_288_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_289_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_98_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_145</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_146_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_287_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_287"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_146_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_285_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_286_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_97_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_97"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_146</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_147_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_284_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_284"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_147_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_282_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_283_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_96_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_147</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_148_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_281_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_148_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_279_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_280_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_95_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_148</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_149_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_278_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_278"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_149_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_276_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_277_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_94_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_149</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_150_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_275_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_275"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_150_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_273_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_274_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_93_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_150</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_151_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_17_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_151_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_16_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_151</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_152_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_272_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_272"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_152_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_270_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_271_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_92_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_152</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_153_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_269_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_153_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_267_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_268_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_91_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_153</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_154_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_266_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_266"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_154_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_264_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_265_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_90_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_154</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_155_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_263_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_155_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_261_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_262_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_89_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_155</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_156_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_260_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_156_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_258_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_259_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_88_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_156</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_157_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_257_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_257"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_157_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_255_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_256_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_87_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_157</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_158_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_254_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_158_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_252_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_253_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_86_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_158</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_251_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_249_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_250_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_85_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_159</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_160_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_248_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_160_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_246_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_247_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_84_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_160</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_161_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_245_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_161_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_243_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_244_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_83_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_161</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_162_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_242_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_242"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_162_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_240_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_241_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_82_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_162</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_163_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_239_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_239"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_163_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_237_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_238_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_81_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_81"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_163</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_164_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_15_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_164_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_14_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_164</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_165_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_236_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_236"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_165_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_234_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_235_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_80_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_165</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_166_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_233_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_166_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_231_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_232_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_79_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_166</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_167_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_230_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_167_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_228_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_229_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_78_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_167</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_168_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_227_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_168_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_225_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_226_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_77_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_168</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_169_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_224_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_169_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_222_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_223_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_76_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_169</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_170_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_221_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_221"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_170_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_219_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_220_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_75_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_170</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_171_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_218_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_218"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_171_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_216_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_217_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_74_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_171</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_172_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_215_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_215"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_172_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_213_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_214_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_73_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_172</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_173_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_212_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_173_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_210_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_211_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_72_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_173</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_174_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_209_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_174_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_207_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_208_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_71_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_174</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_175_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_206_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_175_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_204_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_205_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_70_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_175</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_176_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_203_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_176_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_201_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_202_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_69_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_176</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_177_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_13_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_177_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_12_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_177</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_178_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_200_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_178_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_198_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_199_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_68_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_178</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_179_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_197_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_179_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_195_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_196_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_67_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_179</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_180_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_194_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_194"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_180_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_192_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_193_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_66_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_180</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_181_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_191_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_181_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_189_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_190_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_65_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_181</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_182_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_188_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_182_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_186_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_187_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_64_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_64"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_182</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_183_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_185_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_183_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_183_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_184_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_63_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_183</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_184_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_182_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_182"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_184_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_180_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_181_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_62_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_184</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_185_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_179_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_179"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_185_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_177_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_178_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_61_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_185</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_186_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_176_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_176"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_186_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_174_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_175_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_60_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_186</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_187_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_173_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_173"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_187_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_171_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_172_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_59_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_187</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_188_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_170_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_170"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_188_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_168_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_169_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_58_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_188</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_189_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_167_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_167"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_189_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_165_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_166_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_57_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_189</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_190_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_11_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_190_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_10_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_190</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_191_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_164_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_191_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_162_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_163_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_56_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_191</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_192_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_161_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_192_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_159_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_160_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_55_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_192</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_193_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_158_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_193_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_156_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_157_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_54_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_193</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_194_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_155_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_194_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_153_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_154_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_53_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_194</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_195_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_152_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_195_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_150_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_151_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_52_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_195</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_196_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_149_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_196_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_147_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_148_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_51_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_196</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_197_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_146_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_146"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_197_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_144_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_145_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_50_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_197</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_198_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_143_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_198_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_141_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_142_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_49_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_198</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_199_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_140_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_199_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_138_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_139_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_48_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_199</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_200_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_137_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_200_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_135_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_136_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_47_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_200</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_201_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_134_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_201_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_132_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_133_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_46_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_201</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_202_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_131_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_202_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_129_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_130_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_45_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_202</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_203_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_9_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_203_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_8_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_203</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_204_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_128_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_204_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_126_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_127_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_44_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_204</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_205_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_125_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_205_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_123_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_124_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_43_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_205</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_206_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_122_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_206_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_120_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_121_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_42_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_206</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_207_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_119_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_207_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_117_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_118_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_41_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_207</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_208_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_116_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_116"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_208_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_114_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_115_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_40_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_208</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_209_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_113_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_209_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_111_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_112_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_39_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_209</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_210_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_110_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_210_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_108_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_109_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_38_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_210</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_211_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_107_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_211_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_105_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_106_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_37_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_211</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_212_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_104_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_212_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_102_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_103_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_36_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_212</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_213_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_101_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_213_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_99_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_100_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_35_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_213</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_214_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_98_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_214_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_96_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_97_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_34_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_214</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_215_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_95_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_215_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_93_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_94_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_33_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_215</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_216_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_7_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_216_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_6_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_216</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_217_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_92_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_217_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_90_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_91_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_32_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_217</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_218_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_89_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_218_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_87_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_88_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_31_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_218</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_219_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_86_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_219_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_84_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_85_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_30_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_219</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_220_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_83_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_220_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_81_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_82_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_29_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_220</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_221_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_80_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_221_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_78_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_79_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_28_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_221</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_222_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_77_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_222_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_75_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_76_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_27_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_222</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_223_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_74_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_223_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_72_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_73_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_26_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_223</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_224_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_71_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_224_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_69_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_70_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_25_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_224</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_225_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_68_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_225_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_66_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_67_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_24_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_225</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_226_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_65_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_226_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_63_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_64_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_23_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_226</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_227_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_62_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_227_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_60_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_61_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_22_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_227</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_228_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_59_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_228_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_57_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_58_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_21_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_228</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_229_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_5_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_229_Pipeline_VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
            <Loops>
                <VITIS_LOOP_724_2_VITIS_LOOP_726_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                        <Name>VITIS_LOOP_724_2_VITIS_LOOP_726_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2_VITIS_LOOP_726_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln729_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:729" URAM="0" VARIABLE="add_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2_VITIS_LOOP_726_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_4_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_229</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:770" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_230_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_56_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_230_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_54_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_55_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_20_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_230</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_231_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_53_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_231_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_51_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_52_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_19_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_231</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_232_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_50_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_232_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_48_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_49_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_18_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_232</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_233_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_47_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_233_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_45_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_46_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_17_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_233</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_234_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_44_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_234_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_42_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_43_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_16_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_234</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_235_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_41_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_235_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_39_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_40_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_15_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_235</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_236_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_38_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_236_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_36_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_37_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_14_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_236</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_237_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_35_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_237_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_33_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_34_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_13_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_237</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_238_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_32_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_238_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_30_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_31_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_12_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_238</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_239_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_29_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_239_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_27_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_28_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_11_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_239</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_240_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_26_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_240_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_24_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_25_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_10_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_240</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_241_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_662_1_VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_662_1_VITIS_LOOP_664_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_662_1_VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1_VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_23_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_241_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</Name>
            <Loops>
                <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                        <Name>VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_21_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_22_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_9_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_241</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:742" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_boundary</Name>
            <Loops>
                <VITIS_LOOP_835_2_VITIS_LOOP_838_3_VITIS_LOOP_840_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6658</Best-caseLatency>
                    <Average-caseLatency>6658</Average-caseLatency>
                    <Worst-caseLatency>6658</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.974 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.974 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.974 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6658</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_835_2_VITIS_LOOP_838_3_VITIS_LOOP_840_4>
                        <Name>VITIS_LOOP_835_2_VITIS_LOOP_838_3_VITIS_LOOP_840_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6656</Latency>
                        <AbsoluteTimeLatency>19.968 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_835_2_VITIS_LOOP_838_3_VITIS_LOOP_840_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_835_2_VITIS_LOOP_838_3_VITIS_LOOP_840_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_72_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13315</Best-caseLatency>
                    <Average-caseLatency>13315</Average-caseLatency>
                    <Worst-caseLatency>13315</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.945 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.945 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.945 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13315</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>13312</TripCount>
                        <Latency>13313</Latency>
                        <AbsoluteTimeLatency>39.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_7_fu_118_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_127_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_167_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_242</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19971</Best-caseLatency>
                    <Average-caseLatency>19971</Average-caseLatency>
                    <Worst-caseLatency>19971</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.913 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.913 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.913 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19971</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>19968</TripCount>
                        <Latency>19969</Latency>
                        <AbsoluteTimeLatency>59.907 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_6_fu_122_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_131_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_171_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_243</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26627</Best-caseLatency>
                    <Average-caseLatency>26627</Average-caseLatency>
                    <Worst-caseLatency>26627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.881 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.881 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.881 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>26624</TripCount>
                        <Latency>26625</Latency>
                        <AbsoluteTimeLatency>79.875 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_5_fu_122_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_131_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_171_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_244</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33283</Best-caseLatency>
                    <Average-caseLatency>33283</Average-caseLatency>
                    <Worst-caseLatency>33283</Worst-caseLatency>
                    <Best-caseRealTimeLatency>99.849 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>99.849 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>99.849 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33283</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>33280</TripCount>
                        <Latency>33281</Latency>
                        <AbsoluteTimeLatency>99.843 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_4_fu_122_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_131_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_171_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_245</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39939</Best-caseLatency>
                    <Average-caseLatency>39939</Average-caseLatency>
                    <Worst-caseLatency>39939</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39939</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>39936</TripCount>
                        <Latency>39937</Latency>
                        <AbsoluteTimeLatency>0.120 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_3_fu_122_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_131_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_171_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_246</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46595</Best-caseLatency>
                    <Average-caseLatency>46595</Average-caseLatency>
                    <Worst-caseLatency>46595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46595</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>46592</TripCount>
                        <Latency>46593</Latency>
                        <AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_2_fu_122_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_131_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_171_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_247</Name>
            <Loops>
                <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53251</Best-caseLatency>
                    <Average-caseLatency>53251</Average-caseLatency>
                    <Worst-caseLatency>53251</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53251</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                        <Name>VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>53248</TripCount>
                        <Latency>53249</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_1_fu_122_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_131_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_801_1_VITIS_LOOP_806_3_VITIS_LOOP_808_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_171_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out_Pipeline_VITIS_LOOP_858_1</Name>
            <Loops>
                <VITIS_LOOP_858_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53258</Best-caseLatency>
                    <Average-caseLatency>53258</Average-caseLatency>
                    <Worst-caseLatency>53258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_858_1>
                        <Name>VITIS_LOOP_858_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>53256</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_858_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>539</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_858_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_98_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53329</Best-caseLatency>
                    <Average-caseLatency>53329</Average-caseLatency>
                    <Worst-caseLatency>53329</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53329</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>671</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>689</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1088</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>40</UTIL_BRAM>
                    <DSP>4160</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>69</UTIL_DSP>
                    <FF>867028</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>49</UTIL_FF>
                    <LUT>531608</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>60</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="C_c_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:884" URAM="0" VARIABLE="C_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:887" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:889" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:891" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:893" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:895" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:897" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:899" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:901" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:903" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:905" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:907" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:909" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:911" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:915" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:917" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:919" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:921" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:923" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:925" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:927" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:929" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:933" URAM="0" VARIABLE="fifo_A_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:935" URAM="0" VARIABLE="fifo_A_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:937" URAM="0" VARIABLE="fifo_A_PE_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:939" URAM="0" VARIABLE="fifo_A_PE_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:941" URAM="0" VARIABLE="fifo_A_PE_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:943" URAM="0" VARIABLE="fifo_A_PE_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:945" URAM="0" VARIABLE="fifo_A_PE_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:947" URAM="0" VARIABLE="fifo_A_PE_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:949" URAM="0" VARIABLE="fifo_A_PE_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:951" URAM="0" VARIABLE="fifo_A_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:953" URAM="0" VARIABLE="fifo_A_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:955" URAM="0" VARIABLE="fifo_A_PE_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:957" URAM="0" VARIABLE="fifo_A_PE_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:959" URAM="0" VARIABLE="fifo_A_PE_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:961" URAM="0" VARIABLE="fifo_A_PE_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:963" URAM="0" VARIABLE="fifo_A_PE_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:965" URAM="0" VARIABLE="fifo_A_PE_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:967" URAM="0" VARIABLE="fifo_A_PE_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:969" URAM="0" VARIABLE="fifo_A_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:971" URAM="0" VARIABLE="fifo_A_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:973" URAM="0" VARIABLE="fifo_A_PE_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:975" URAM="0" VARIABLE="fifo_A_PE_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:977" URAM="0" VARIABLE="fifo_A_PE_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:979" URAM="0" VARIABLE="fifo_A_PE_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:981" URAM="0" VARIABLE="fifo_A_PE_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:983" URAM="0" VARIABLE="fifo_A_PE_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:985" URAM="0" VARIABLE="fifo_A_PE_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:987" URAM="0" VARIABLE="fifo_A_PE_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:989" URAM="0" VARIABLE="fifo_A_PE_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:991" URAM="0" VARIABLE="fifo_A_PE_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:993" URAM="0" VARIABLE="fifo_A_PE_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:995" URAM="0" VARIABLE="fifo_A_PE_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:997" URAM="0" VARIABLE="fifo_A_PE_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:999" URAM="0" VARIABLE="fifo_A_PE_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1001" URAM="0" VARIABLE="fifo_A_PE_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1003" URAM="0" VARIABLE="fifo_A_PE_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1005" URAM="0" VARIABLE="fifo_A_PE_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1007" URAM="0" VARIABLE="fifo_A_PE_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1009" URAM="0" VARIABLE="fifo_A_PE_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1011" URAM="0" VARIABLE="fifo_A_PE_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1013" URAM="0" VARIABLE="fifo_A_PE_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1015" URAM="0" VARIABLE="fifo_A_PE_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1017" URAM="0" VARIABLE="fifo_A_PE_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1019" URAM="0" VARIABLE="fifo_A_PE_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1021" URAM="0" VARIABLE="fifo_A_PE_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1023" URAM="0" VARIABLE="fifo_A_PE_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1025" URAM="0" VARIABLE="fifo_A_PE_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1027" URAM="0" VARIABLE="fifo_A_PE_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1029" URAM="0" VARIABLE="fifo_A_PE_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1031" URAM="0" VARIABLE="fifo_A_PE_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1033" URAM="0" VARIABLE="fifo_A_PE_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1035" URAM="0" VARIABLE="fifo_A_PE_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1037" URAM="0" VARIABLE="fifo_A_PE_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1039" URAM="0" VARIABLE="fifo_A_PE_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1041" URAM="0" VARIABLE="fifo_A_PE_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1043" URAM="0" VARIABLE="fifo_A_PE_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1045" URAM="0" VARIABLE="fifo_A_PE_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1047" URAM="0" VARIABLE="fifo_A_PE_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1049" URAM="0" VARIABLE="fifo_A_PE_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1051" URAM="0" VARIABLE="fifo_A_PE_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1053" URAM="0" VARIABLE="fifo_A_PE_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1055" URAM="0" VARIABLE="fifo_A_PE_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1057" URAM="0" VARIABLE="fifo_A_PE_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1059" URAM="0" VARIABLE="fifo_A_PE_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1061" URAM="0" VARIABLE="fifo_A_PE_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1063" URAM="0" VARIABLE="fifo_A_PE_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1065" URAM="0" VARIABLE="fifo_A_PE_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1067" URAM="0" VARIABLE="fifo_A_PE_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1069" URAM="0" VARIABLE="fifo_A_PE_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1071" URAM="0" VARIABLE="fifo_A_PE_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1073" URAM="0" VARIABLE="fifo_A_PE_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1075" URAM="0" VARIABLE="fifo_A_PE_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1077" URAM="0" VARIABLE="fifo_A_PE_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1079" URAM="0" VARIABLE="fifo_A_PE_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1081" URAM="0" VARIABLE="fifo_A_PE_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1083" URAM="0" VARIABLE="fifo_A_PE_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1085" URAM="0" VARIABLE="fifo_A_PE_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1087" URAM="0" VARIABLE="fifo_A_PE_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1089" URAM="0" VARIABLE="fifo_A_PE_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1091" URAM="0" VARIABLE="fifo_A_PE_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1093" URAM="0" VARIABLE="fifo_A_PE_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1095" URAM="0" VARIABLE="fifo_A_PE_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1097" URAM="0" VARIABLE="fifo_A_PE_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1099" URAM="0" VARIABLE="fifo_A_PE_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1101" URAM="0" VARIABLE="fifo_A_PE_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1103" URAM="0" VARIABLE="fifo_A_PE_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1105" URAM="0" VARIABLE="fifo_A_PE_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1107" URAM="0" VARIABLE="fifo_A_PE_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1109" URAM="0" VARIABLE="fifo_A_PE_9_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1111" URAM="0" VARIABLE="fifo_A_PE_9_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1113" URAM="0" VARIABLE="fifo_A_PE_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1115" URAM="0" VARIABLE="fifo_A_PE_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1117" URAM="0" VARIABLE="fifo_A_PE_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1119" URAM="0" VARIABLE="fifo_A_PE_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1121" URAM="0" VARIABLE="fifo_A_PE_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1123" URAM="0" VARIABLE="fifo_A_PE_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1125" URAM="0" VARIABLE="fifo_A_PE_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1127" URAM="0" VARIABLE="fifo_A_PE_10_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1129" URAM="0" VARIABLE="fifo_A_PE_10_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1131" URAM="0" VARIABLE="fifo_A_PE_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1133" URAM="0" VARIABLE="fifo_A_PE_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1135" URAM="0" VARIABLE="fifo_A_PE_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1137" URAM="0" VARIABLE="fifo_A_PE_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1139" URAM="0" VARIABLE="fifo_A_PE_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1141" URAM="0" VARIABLE="fifo_A_PE_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1143" URAM="0" VARIABLE="fifo_A_PE_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1145" URAM="0" VARIABLE="fifo_A_PE_11_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1147" URAM="0" VARIABLE="fifo_A_PE_11_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1149" URAM="0" VARIABLE="fifo_A_PE_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1151" URAM="0" VARIABLE="fifo_A_PE_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1153" URAM="0" VARIABLE="fifo_A_PE_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1155" URAM="0" VARIABLE="fifo_A_PE_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1157" URAM="0" VARIABLE="fifo_A_PE_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1159" URAM="0" VARIABLE="fifo_A_PE_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1161" URAM="0" VARIABLE="fifo_A_PE_12_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1163" URAM="0" VARIABLE="fifo_A_PE_12_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1165" URAM="0" VARIABLE="fifo_A_PE_12_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1167" URAM="0" VARIABLE="fifo_B_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1169" URAM="0" VARIABLE="fifo_B_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1171" URAM="0" VARIABLE="fifo_B_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1173" URAM="0" VARIABLE="fifo_B_PE_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1175" URAM="0" VARIABLE="fifo_B_PE_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1177" URAM="0" VARIABLE="fifo_B_PE_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1179" URAM="0" VARIABLE="fifo_B_PE_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1181" URAM="0" VARIABLE="fifo_B_PE_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1183" URAM="0" VARIABLE="fifo_B_PE_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1185" URAM="0" VARIABLE="fifo_B_PE_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1187" URAM="0" VARIABLE="fifo_B_PE_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1189" URAM="0" VARIABLE="fifo_B_PE_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1191" URAM="0" VARIABLE="fifo_B_PE_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1193" URAM="0" VARIABLE="fifo_B_PE_13_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1195" URAM="0" VARIABLE="fifo_B_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1197" URAM="0" VARIABLE="fifo_B_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1199" URAM="0" VARIABLE="fifo_B_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1201" URAM="0" VARIABLE="fifo_B_PE_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1203" URAM="0" VARIABLE="fifo_B_PE_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1205" URAM="0" VARIABLE="fifo_B_PE_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1207" URAM="0" VARIABLE="fifo_B_PE_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1209" URAM="0" VARIABLE="fifo_B_PE_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1211" URAM="0" VARIABLE="fifo_B_PE_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1213" URAM="0" VARIABLE="fifo_B_PE_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1215" URAM="0" VARIABLE="fifo_B_PE_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1217" URAM="0" VARIABLE="fifo_B_PE_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1219" URAM="0" VARIABLE="fifo_B_PE_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1221" URAM="0" VARIABLE="fifo_B_PE_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1223" URAM="0" VARIABLE="fifo_B_PE_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1225" URAM="0" VARIABLE="fifo_B_PE_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1227" URAM="0" VARIABLE="fifo_B_PE_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1229" URAM="0" VARIABLE="fifo_B_PE_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1231" URAM="0" VARIABLE="fifo_B_PE_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1233" URAM="0" VARIABLE="fifo_B_PE_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1235" URAM="0" VARIABLE="fifo_B_PE_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1237" URAM="0" VARIABLE="fifo_B_PE_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1239" URAM="0" VARIABLE="fifo_B_PE_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1241" URAM="0" VARIABLE="fifo_B_PE_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1243" URAM="0" VARIABLE="fifo_B_PE_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1245" URAM="0" VARIABLE="fifo_B_PE_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1247" URAM="0" VARIABLE="fifo_B_PE_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1249" URAM="0" VARIABLE="fifo_B_PE_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1251" URAM="0" VARIABLE="fifo_B_PE_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1253" URAM="0" VARIABLE="fifo_B_PE_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1255" URAM="0" VARIABLE="fifo_B_PE_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1257" URAM="0" VARIABLE="fifo_B_PE_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1259" URAM="0" VARIABLE="fifo_B_PE_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1261" URAM="0" VARIABLE="fifo_B_PE_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1263" URAM="0" VARIABLE="fifo_B_PE_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1265" URAM="0" VARIABLE="fifo_B_PE_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1267" URAM="0" VARIABLE="fifo_B_PE_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1269" URAM="0" VARIABLE="fifo_B_PE_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1271" URAM="0" VARIABLE="fifo_B_PE_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1273" URAM="0" VARIABLE="fifo_B_PE_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1275" URAM="0" VARIABLE="fifo_B_PE_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1277" URAM="0" VARIABLE="fifo_B_PE_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1279" URAM="0" VARIABLE="fifo_B_PE_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1281" URAM="0" VARIABLE="fifo_B_PE_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1283" URAM="0" VARIABLE="fifo_B_PE_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1285" URAM="0" VARIABLE="fifo_B_PE_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1287" URAM="0" VARIABLE="fifo_B_PE_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1289" URAM="0" VARIABLE="fifo_B_PE_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1291" URAM="0" VARIABLE="fifo_B_PE_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1293" URAM="0" VARIABLE="fifo_B_PE_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1295" URAM="0" VARIABLE="fifo_B_PE_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1297" URAM="0" VARIABLE="fifo_B_PE_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1299" URAM="0" VARIABLE="fifo_B_PE_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1301" URAM="0" VARIABLE="fifo_B_PE_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1303" URAM="0" VARIABLE="fifo_B_PE_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1305" URAM="0" VARIABLE="fifo_B_PE_13_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1307" URAM="0" VARIABLE="fifo_B_PE_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1309" URAM="0" VARIABLE="fifo_B_PE_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1311" URAM="0" VARIABLE="fifo_B_PE_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1313" URAM="0" VARIABLE="fifo_B_PE_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1315" URAM="0" VARIABLE="fifo_B_PE_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1317" URAM="0" VARIABLE="fifo_B_PE_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1319" URAM="0" VARIABLE="fifo_B_PE_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1321" URAM="0" VARIABLE="fifo_B_PE_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1323" URAM="0" VARIABLE="fifo_B_PE_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1325" URAM="0" VARIABLE="fifo_B_PE_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1327" URAM="0" VARIABLE="fifo_B_PE_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1329" URAM="0" VARIABLE="fifo_B_PE_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1331" URAM="0" VARIABLE="fifo_B_PE_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1333" URAM="0" VARIABLE="fifo_B_PE_13_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1335" URAM="0" VARIABLE="fifo_B_PE_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1337" URAM="0" VARIABLE="fifo_B_PE_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1339" URAM="0" VARIABLE="fifo_B_PE_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1341" URAM="0" VARIABLE="fifo_B_PE_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1343" URAM="0" VARIABLE="fifo_B_PE_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1345" URAM="0" VARIABLE="fifo_B_PE_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1347" URAM="0" VARIABLE="fifo_B_PE_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1349" URAM="0" VARIABLE="fifo_B_PE_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1351" URAM="0" VARIABLE="fifo_B_PE_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1353" URAM="0" VARIABLE="fifo_B_PE_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1355" URAM="0" VARIABLE="fifo_B_PE_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1357" URAM="0" VARIABLE="fifo_B_PE_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1359" URAM="0" VARIABLE="fifo_B_PE_12_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1361" URAM="0" VARIABLE="fifo_B_PE_13_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1363" URAM="0" VARIABLE="fifo_B_PE_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1365" URAM="0" VARIABLE="fifo_B_PE_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1367" URAM="0" VARIABLE="fifo_B_PE_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1369" URAM="0" VARIABLE="fifo_B_PE_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1371" URAM="0" VARIABLE="fifo_B_PE_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1373" URAM="0" VARIABLE="fifo_B_PE_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1375" URAM="0" VARIABLE="fifo_B_PE_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1377" URAM="0" VARIABLE="fifo_B_PE_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1379" URAM="0" VARIABLE="fifo_B_PE_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1381" URAM="0" VARIABLE="fifo_B_PE_9_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1383" URAM="0" VARIABLE="fifo_B_PE_10_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1385" URAM="0" VARIABLE="fifo_B_PE_11_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1387" URAM="0" VARIABLE="fifo_B_PE_12_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1389" URAM="0" VARIABLE="fifo_B_PE_13_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1391" URAM="0" VARIABLE="fifo_C_drain_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1393" URAM="0" VARIABLE="fifo_C_drain_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1395" URAM="0" VARIABLE="fifo_C_drain_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1397" URAM="0" VARIABLE="fifo_C_drain_PE_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1399" URAM="0" VARIABLE="fifo_C_drain_PE_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1401" URAM="0" VARIABLE="fifo_C_drain_PE_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1403" URAM="0" VARIABLE="fifo_C_drain_PE_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1405" URAM="0" VARIABLE="fifo_C_drain_PE_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1407" URAM="0" VARIABLE="fifo_C_drain_PE_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1409" URAM="0" VARIABLE="fifo_C_drain_PE_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1411" URAM="0" VARIABLE="fifo_C_drain_PE_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1413" URAM="0" VARIABLE="fifo_C_drain_PE_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1415" URAM="0" VARIABLE="fifo_C_drain_PE_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1417" URAM="0" VARIABLE="fifo_C_drain_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1419" URAM="0" VARIABLE="fifo_C_drain_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1421" URAM="0" VARIABLE="fifo_C_drain_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1423" URAM="0" VARIABLE="fifo_C_drain_PE_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1425" URAM="0" VARIABLE="fifo_C_drain_PE_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1427" URAM="0" VARIABLE="fifo_C_drain_PE_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1429" URAM="0" VARIABLE="fifo_C_drain_PE_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1431" URAM="0" VARIABLE="fifo_C_drain_PE_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1433" URAM="0" VARIABLE="fifo_C_drain_PE_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1435" URAM="0" VARIABLE="fifo_C_drain_PE_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1437" URAM="0" VARIABLE="fifo_C_drain_PE_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1439" URAM="0" VARIABLE="fifo_C_drain_PE_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1441" URAM="0" VARIABLE="fifo_C_drain_PE_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1443" URAM="0" VARIABLE="fifo_C_drain_PE_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1445" URAM="0" VARIABLE="fifo_C_drain_PE_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1447" URAM="0" VARIABLE="fifo_C_drain_PE_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1449" URAM="0" VARIABLE="fifo_C_drain_PE_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1451" URAM="0" VARIABLE="fifo_C_drain_PE_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1453" URAM="0" VARIABLE="fifo_C_drain_PE_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1455" URAM="0" VARIABLE="fifo_C_drain_PE_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1457" URAM="0" VARIABLE="fifo_C_drain_PE_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1459" URAM="0" VARIABLE="fifo_C_drain_PE_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1461" URAM="0" VARIABLE="fifo_C_drain_PE_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1463" URAM="0" VARIABLE="fifo_C_drain_PE_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1465" URAM="0" VARIABLE="fifo_C_drain_PE_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1467" URAM="0" VARIABLE="fifo_C_drain_PE_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1469" URAM="0" VARIABLE="fifo_C_drain_PE_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1471" URAM="0" VARIABLE="fifo_C_drain_PE_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1473" URAM="0" VARIABLE="fifo_C_drain_PE_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1475" URAM="0" VARIABLE="fifo_C_drain_PE_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1477" URAM="0" VARIABLE="fifo_C_drain_PE_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1479" URAM="0" VARIABLE="fifo_C_drain_PE_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1481" URAM="0" VARIABLE="fifo_C_drain_PE_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1483" URAM="0" VARIABLE="fifo_C_drain_PE_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1485" URAM="0" VARIABLE="fifo_C_drain_PE_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1487" URAM="0" VARIABLE="fifo_C_drain_PE_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1489" URAM="0" VARIABLE="fifo_C_drain_PE_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1491" URAM="0" VARIABLE="fifo_C_drain_PE_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1493" URAM="0" VARIABLE="fifo_C_drain_PE_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1495" URAM="0" VARIABLE="fifo_C_drain_PE_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1497" URAM="0" VARIABLE="fifo_C_drain_PE_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1499" URAM="0" VARIABLE="fifo_C_drain_PE_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1501" URAM="0" VARIABLE="fifo_C_drain_PE_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1503" URAM="0" VARIABLE="fifo_C_drain_PE_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1505" URAM="0" VARIABLE="fifo_C_drain_PE_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1507" URAM="0" VARIABLE="fifo_C_drain_PE_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1509" URAM="0" VARIABLE="fifo_C_drain_PE_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1511" URAM="0" VARIABLE="fifo_C_drain_PE_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1513" URAM="0" VARIABLE="fifo_C_drain_PE_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1515" URAM="0" VARIABLE="fifo_C_drain_PE_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1517" URAM="0" VARIABLE="fifo_C_drain_PE_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1519" URAM="0" VARIABLE="fifo_C_drain_PE_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1521" URAM="0" VARIABLE="fifo_C_drain_PE_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1523" URAM="0" VARIABLE="fifo_C_drain_PE_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1525" URAM="0" VARIABLE="fifo_C_drain_PE_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1527" URAM="0" VARIABLE="fifo_C_drain_PE_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1529" URAM="0" VARIABLE="fifo_C_drain_PE_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1531" URAM="0" VARIABLE="fifo_C_drain_PE_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1533" URAM="0" VARIABLE="fifo_C_drain_PE_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1535" URAM="0" VARIABLE="fifo_C_drain_PE_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1537" URAM="0" VARIABLE="fifo_C_drain_PE_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1539" URAM="0" VARIABLE="fifo_C_drain_PE_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1541" URAM="0" VARIABLE="fifo_C_drain_PE_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1543" URAM="0" VARIABLE="fifo_C_drain_PE_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1545" URAM="0" VARIABLE="fifo_C_drain_PE_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1547" URAM="0" VARIABLE="fifo_C_drain_PE_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1549" URAM="0" VARIABLE="fifo_C_drain_PE_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1551" URAM="0" VARIABLE="fifo_C_drain_PE_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1553" URAM="0" VARIABLE="fifo_C_drain_PE_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1555" URAM="0" VARIABLE="fifo_C_drain_PE_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1557" URAM="0" VARIABLE="fifo_C_drain_PE_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1559" URAM="0" VARIABLE="fifo_C_drain_PE_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1561" URAM="0" VARIABLE="fifo_C_drain_PE_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1563" URAM="0" VARIABLE="fifo_C_drain_PE_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1565" URAM="0" VARIABLE="fifo_C_drain_PE_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1567" URAM="0" VARIABLE="fifo_C_drain_PE_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1569" URAM="0" VARIABLE="fifo_C_drain_PE_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1571" URAM="0" VARIABLE="fifo_C_drain_PE_12_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1573" URAM="0" VARIABLE="fifo_C_drain_PE_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1575" URAM="0" VARIABLE="fifo_C_drain_PE_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1577" URAM="0" VARIABLE="fifo_C_drain_PE_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1579" URAM="0" VARIABLE="fifo_C_drain_PE_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1581" URAM="0" VARIABLE="fifo_C_drain_PE_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1583" URAM="0" VARIABLE="fifo_C_drain_PE_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1585" URAM="0" VARIABLE="fifo_C_drain_PE_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1587" URAM="0" VARIABLE="fifo_C_drain_PE_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1589" URAM="0" VARIABLE="fifo_C_drain_PE_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1591" URAM="0" VARIABLE="fifo_C_drain_PE_9_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1593" URAM="0" VARIABLE="fifo_C_drain_PE_10_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1595" URAM="0" VARIABLE="fifo_C_drain_PE_11_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1597" URAM="0" VARIABLE="fifo_C_drain_PE_12_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1599" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1601" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1603" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1605" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1607" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1609" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1611" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1613" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1615" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1617" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1619" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1621" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1623" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1627" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1629" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1631" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1633" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1635" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1637" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1639" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1641" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1643" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1645" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1647" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1649" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1651" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1655" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1657" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1659" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1661" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1663" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1665" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1667" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1669" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1671" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1673" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1675" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1677" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_2_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1679" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1683" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1685" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1687" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1689" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1691" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1693" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1695" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1697" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1699" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1701" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1703" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1705" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_3_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1707" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1711" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1713" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1715" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1717" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1719" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1721" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1723" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1725" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1727" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1729" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1731" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1733" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_4_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1735" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_4_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1739" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1741" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1743" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1745" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1747" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1749" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1751" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1753" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1755" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1757" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1759" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1761" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_5_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1763" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_5_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1767" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1769" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1771" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1773" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1775" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1777" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1779" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1781" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1783" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1785" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1787" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1789" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_6_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1791" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_6_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1795" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1797" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1799" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1801" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1803" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1805" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1807" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1809" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_8_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1811" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_9_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1813" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_10_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1815" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_11_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1817" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_7_12_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1819" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_7_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_0_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1823" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_1_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1825" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_2_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1827" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_3_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1829" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_4_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1831" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_5_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1833" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_6_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1835" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_7_U" SOURCE="/home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:1837" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_B" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_A:m_axi_gmem_B:m_axi_gmem_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_A_" paramPrefix="C_M_AXI_GMEM_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_A_ARADDR</port>
                <port>m_axi_gmem_A_ARBURST</port>
                <port>m_axi_gmem_A_ARCACHE</port>
                <port>m_axi_gmem_A_ARID</port>
                <port>m_axi_gmem_A_ARLEN</port>
                <port>m_axi_gmem_A_ARLOCK</port>
                <port>m_axi_gmem_A_ARPROT</port>
                <port>m_axi_gmem_A_ARQOS</port>
                <port>m_axi_gmem_A_ARREADY</port>
                <port>m_axi_gmem_A_ARREGION</port>
                <port>m_axi_gmem_A_ARSIZE</port>
                <port>m_axi_gmem_A_ARUSER</port>
                <port>m_axi_gmem_A_ARVALID</port>
                <port>m_axi_gmem_A_AWADDR</port>
                <port>m_axi_gmem_A_AWBURST</port>
                <port>m_axi_gmem_A_AWCACHE</port>
                <port>m_axi_gmem_A_AWID</port>
                <port>m_axi_gmem_A_AWLEN</port>
                <port>m_axi_gmem_A_AWLOCK</port>
                <port>m_axi_gmem_A_AWPROT</port>
                <port>m_axi_gmem_A_AWQOS</port>
                <port>m_axi_gmem_A_AWREADY</port>
                <port>m_axi_gmem_A_AWREGION</port>
                <port>m_axi_gmem_A_AWSIZE</port>
                <port>m_axi_gmem_A_AWUSER</port>
                <port>m_axi_gmem_A_AWVALID</port>
                <port>m_axi_gmem_A_BID</port>
                <port>m_axi_gmem_A_BREADY</port>
                <port>m_axi_gmem_A_BRESP</port>
                <port>m_axi_gmem_A_BUSER</port>
                <port>m_axi_gmem_A_BVALID</port>
                <port>m_axi_gmem_A_RDATA</port>
                <port>m_axi_gmem_A_RID</port>
                <port>m_axi_gmem_A_RLAST</port>
                <port>m_axi_gmem_A_RREADY</port>
                <port>m_axi_gmem_A_RRESP</port>
                <port>m_axi_gmem_A_RUSER</port>
                <port>m_axi_gmem_A_RVALID</port>
                <port>m_axi_gmem_A_WDATA</port>
                <port>m_axi_gmem_A_WID</port>
                <port>m_axi_gmem_A_WLAST</port>
                <port>m_axi_gmem_A_WREADY</port>
                <port>m_axi_gmem_A_WSTRB</port>
                <port>m_axi_gmem_A_WUSER</port>
                <port>m_axi_gmem_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_B" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_B_" paramPrefix="C_M_AXI_GMEM_B_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_B_ARADDR</port>
                <port>m_axi_gmem_B_ARBURST</port>
                <port>m_axi_gmem_B_ARCACHE</port>
                <port>m_axi_gmem_B_ARID</port>
                <port>m_axi_gmem_B_ARLEN</port>
                <port>m_axi_gmem_B_ARLOCK</port>
                <port>m_axi_gmem_B_ARPROT</port>
                <port>m_axi_gmem_B_ARQOS</port>
                <port>m_axi_gmem_B_ARREADY</port>
                <port>m_axi_gmem_B_ARREGION</port>
                <port>m_axi_gmem_B_ARSIZE</port>
                <port>m_axi_gmem_B_ARUSER</port>
                <port>m_axi_gmem_B_ARVALID</port>
                <port>m_axi_gmem_B_AWADDR</port>
                <port>m_axi_gmem_B_AWBURST</port>
                <port>m_axi_gmem_B_AWCACHE</port>
                <port>m_axi_gmem_B_AWID</port>
                <port>m_axi_gmem_B_AWLEN</port>
                <port>m_axi_gmem_B_AWLOCK</port>
                <port>m_axi_gmem_B_AWPROT</port>
                <port>m_axi_gmem_B_AWQOS</port>
                <port>m_axi_gmem_B_AWREADY</port>
                <port>m_axi_gmem_B_AWREGION</port>
                <port>m_axi_gmem_B_AWSIZE</port>
                <port>m_axi_gmem_B_AWUSER</port>
                <port>m_axi_gmem_B_AWVALID</port>
                <port>m_axi_gmem_B_BID</port>
                <port>m_axi_gmem_B_BREADY</port>
                <port>m_axi_gmem_B_BRESP</port>
                <port>m_axi_gmem_B_BUSER</port>
                <port>m_axi_gmem_B_BVALID</port>
                <port>m_axi_gmem_B_RDATA</port>
                <port>m_axi_gmem_B_RID</port>
                <port>m_axi_gmem_B_RLAST</port>
                <port>m_axi_gmem_B_RREADY</port>
                <port>m_axi_gmem_B_RRESP</port>
                <port>m_axi_gmem_B_RUSER</port>
                <port>m_axi_gmem_B_RVALID</port>
                <port>m_axi_gmem_B_WDATA</port>
                <port>m_axi_gmem_B_WID</port>
                <port>m_axi_gmem_B_WLAST</port>
                <port>m_axi_gmem_B_WREADY</port>
                <port>m_axi_gmem_B_WSTRB</port>
                <port>m_axi_gmem_B_WUSER</port>
                <port>m_axi_gmem_B_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_C_" paramPrefix="C_M_AXI_GMEM_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_C_ARADDR</port>
                <port>m_axi_gmem_C_ARBURST</port>
                <port>m_axi_gmem_C_ARCACHE</port>
                <port>m_axi_gmem_C_ARID</port>
                <port>m_axi_gmem_C_ARLEN</port>
                <port>m_axi_gmem_C_ARLOCK</port>
                <port>m_axi_gmem_C_ARPROT</port>
                <port>m_axi_gmem_C_ARQOS</port>
                <port>m_axi_gmem_C_ARREADY</port>
                <port>m_axi_gmem_C_ARREGION</port>
                <port>m_axi_gmem_C_ARSIZE</port>
                <port>m_axi_gmem_C_ARUSER</port>
                <port>m_axi_gmem_C_ARVALID</port>
                <port>m_axi_gmem_C_AWADDR</port>
                <port>m_axi_gmem_C_AWBURST</port>
                <port>m_axi_gmem_C_AWCACHE</port>
                <port>m_axi_gmem_C_AWID</port>
                <port>m_axi_gmem_C_AWLEN</port>
                <port>m_axi_gmem_C_AWLOCK</port>
                <port>m_axi_gmem_C_AWPROT</port>
                <port>m_axi_gmem_C_AWQOS</port>
                <port>m_axi_gmem_C_AWREADY</port>
                <port>m_axi_gmem_C_AWREGION</port>
                <port>m_axi_gmem_C_AWSIZE</port>
                <port>m_axi_gmem_C_AWUSER</port>
                <port>m_axi_gmem_C_AWVALID</port>
                <port>m_axi_gmem_C_BID</port>
                <port>m_axi_gmem_C_BREADY</port>
                <port>m_axi_gmem_C_BRESP</port>
                <port>m_axi_gmem_C_BUSER</port>
                <port>m_axi_gmem_C_BVALID</port>
                <port>m_axi_gmem_C_RDATA</port>
                <port>m_axi_gmem_C_RID</port>
                <port>m_axi_gmem_C_RLAST</port>
                <port>m_axi_gmem_C_RREADY</port>
                <port>m_axi_gmem_C_RRESP</port>
                <port>m_axi_gmem_C_RUSER</port>
                <port>m_axi_gmem_C_RVALID</port>
                <port>m_axi_gmem_C_WDATA</port>
                <port>m_axi_gmem_C_WID</port>
                <port>m_axi_gmem_C_WLAST</port>
                <port>m_axi_gmem_C_WREADY</port>
                <port>m_axi_gmem_C_WSTRB</port>
                <port>m_axi_gmem_C_WUSER</port>
                <port>m_axi_gmem_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem_A">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem_B">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem_C">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_uint&lt;512&gt;*</column>
                    <column name="B">in, ap_uint&lt;512&gt;*</column>
                    <column name="C">out, ap_uint&lt;512&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem_B, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem_C, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem_A">VITIS_LOOP_8_1, read, 3328, 512, /home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:8:18</column>
                    <column name="m_axi_gmem_B">VITIS_LOOP_251_1, read, 8192, 512, /home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:251:20</column>
                    <column name="m_axi_gmem_C">VITIS_LOOP_858_1, write, 6656, 512, /home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:858:20</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem_A">A, VITIS_LOOP_8_1, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512, 214-353, /home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:8:18</column>
                    <column name="m_axi_gmem_B">B, VITIS_LOOP_251_1, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512, 214-353, /home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:251:20</column>
                    <column name="m_axi_gmem_C">C, VITIS_LOOP_858_1, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512, 214-353, /home/vagrantxiao24/ws_232/rapidstream-cookbook/benchmarks/vivado_flow/CNN/cnn13x8/design/kernel3.cpp:858:20</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../design/kernel3.cpp:4" status="valid" parentFunction="a_io_l3_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:9" status="valid" parentFunction="a_io_l3_in" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:25" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:40" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:54" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:66" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:83" status="valid" parentFunction="a_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:95" status="valid" parentFunction="a_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:107" status="valid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:111" status="invalid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:112" status="warning" parentFunction="a_io_l2_in" variable="local_A_ping" isDirective="0" options="variable=local_A_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:114" status="invalid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:115" status="warning" parentFunction="a_io_l2_in" variable="local_A_pong" isDirective="0" options="variable=local_A_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:178" status="valid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:182" status="invalid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:183" status="warning" parentFunction="a_io_l2_in_boundary" variable="local_A_ping" isDirective="0" options="variable=local_A_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:185" status="invalid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:186" status="warning" parentFunction="a_io_l2_in_boundary" variable="local_A_pong" isDirective="0" options="variable=local_A_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:247" status="valid" parentFunction="b_io_l3_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:252" status="valid" parentFunction="b_io_l3_in" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:268" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:283" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:297" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:309" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:326" status="valid" parentFunction="b_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:338" status="valid" parentFunction="b_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:350" status="valid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:354" status="invalid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:355" status="warning" parentFunction="b_io_l2_in" variable="local_B_ping" isDirective="0" options="variable=local_B_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:357" status="invalid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:358" status="warning" parentFunction="b_io_l2_in" variable="local_B_pong" isDirective="0" options="variable=local_B_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:421" status="valid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:425" status="invalid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:426" status="warning" parentFunction="b_io_l2_in_boundary" variable="local_B_ping" isDirective="0" options="variable=local_B_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:428" status="invalid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:429" status="warning" parentFunction="b_io_l2_in_boundary" variable="local_B_pong" isDirective="0" options="variable=local_B_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:490" status="valid" parentFunction="pe" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../design/kernel3.cpp:496" status="warning" parentFunction="pe" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="../design/kernel3.cpp:506" status="valid" parentFunction="pe" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:519" status="valid" parentFunction="pe" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../design/kernel3.cpp:525" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../design/kernel3.cpp:536" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../design/kernel3.cpp:545" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:614" status="valid" parentFunction="a_pe_dummy" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:639" status="valid" parentFunction="b_pe_dummy" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:652" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../design/kernel3.cpp:656" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="buf_data_split" isDirective="0" options="variable=buf_data_split complete"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:665" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../design/kernel3.cpp:671" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../design/kernel3.cpp:690" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:700" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:717" status="valid" parentFunction="c_drain_io_l1_out_inter_trans_boundary" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:727" status="valid" parentFunction="c_drain_io_l1_out_inter_trans_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:739" status="valid" parentFunction="c_drain_io_l1_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../design/kernel3.cpp:743" status="warning" parentFunction="c_drain_io_l1_out" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:767" status="valid" parentFunction="c_drain_io_l1_out_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../design/kernel3.cpp:771" status="warning" parentFunction="c_drain_io_l1_out_boundary" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:794" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:809" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:826" status="valid" parentFunction="c_drain_io_l2_out_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:841" status="valid" parentFunction="c_drain_io_l2_out_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:854" status="valid" parentFunction="c_drain_io_l3_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:859" status="valid" parentFunction="c_drain_io_l3_out" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../design/kernel3.cpp:863" status="valid" parentFunction="c_drain_io_l3_out" variable="mem_data_split" isDirective="0" options="variable=mem_data_split complete"/>
        <Pragma type="interface" location="../design/kernel3.cpp:876" status="valid" parentFunction="kernel3" variable="A" isDirective="0" options="m_axi port=A offset=slave bundle=gmem_A depth=53248/16"/>
        <Pragma type="interface" location="../design/kernel3.cpp:877" status="valid" parentFunction="kernel3" variable="B" isDirective="0" options="m_axi port=B offset=slave bundle=gmem_B depth=131072/16"/>
        <Pragma type="interface" location="../design/kernel3.cpp:878" status="valid" parentFunction="kernel3" variable="C" isDirective="0" options="m_axi port=C offset=slave bundle=gmem_C depth=106496/16"/>
        <Pragma type="interface" location="../design/kernel3.cpp:879" status="valid" parentFunction="kernel3" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../design/kernel3.cpp:880" status="valid" parentFunction="kernel3" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../design/kernel3.cpp:881" status="valid" parentFunction="kernel3" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../design/kernel3.cpp:882" status="valid" parentFunction="kernel3" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="dataflow" location="../design/kernel3.cpp:884" status="valid" parentFunction="kernel3" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="stream" location="../design/kernel3.cpp:888" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_0" isDirective="0" options="variable=fifo_A_A_IO_L2_in_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:890" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_1" isDirective="0" options="variable=fifo_A_A_IO_L2_in_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:892" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_2" isDirective="0" options="variable=fifo_A_A_IO_L2_in_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:894" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_3" isDirective="0" options="variable=fifo_A_A_IO_L2_in_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:896" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_4" isDirective="0" options="variable=fifo_A_A_IO_L2_in_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:898" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_5" isDirective="0" options="variable=fifo_A_A_IO_L2_in_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:900" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_6" isDirective="0" options="variable=fifo_A_A_IO_L2_in_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:902" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_7" isDirective="0" options="variable=fifo_A_A_IO_L2_in_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:904" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_8" isDirective="0" options="variable=fifo_A_A_IO_L2_in_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:906" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_9" isDirective="0" options="variable=fifo_A_A_IO_L2_in_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:908" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_10" isDirective="0" options="variable=fifo_A_A_IO_L2_in_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:910" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_11" isDirective="0" options="variable=fifo_A_A_IO_L2_in_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:912" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_12" isDirective="0" options="variable=fifo_A_A_IO_L2_in_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:914" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_13" isDirective="0" options="variable=fifo_A_A_IO_L2_in_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:916" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_0" isDirective="0" options="variable=fifo_B_B_IO_L2_in_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:918" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_1" isDirective="0" options="variable=fifo_B_B_IO_L2_in_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:920" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_2" isDirective="0" options="variable=fifo_B_B_IO_L2_in_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:922" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_3" isDirective="0" options="variable=fifo_B_B_IO_L2_in_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:924" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_4" isDirective="0" options="variable=fifo_B_B_IO_L2_in_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:926" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_5" isDirective="0" options="variable=fifo_B_B_IO_L2_in_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:928" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_6" isDirective="0" options="variable=fifo_B_B_IO_L2_in_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:930" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_7" isDirective="0" options="variable=fifo_B_B_IO_L2_in_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:932" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_8" isDirective="0" options="variable=fifo_B_B_IO_L2_in_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:934" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_0" isDirective="0" options="variable=fifo_A_PE_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:936" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_1" isDirective="0" options="variable=fifo_A_PE_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:938" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_2" isDirective="0" options="variable=fifo_A_PE_0_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:940" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_3" isDirective="0" options="variable=fifo_A_PE_0_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:942" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_4" isDirective="0" options="variable=fifo_A_PE_0_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:944" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_5" isDirective="0" options="variable=fifo_A_PE_0_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:946" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_6" isDirective="0" options="variable=fifo_A_PE_0_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:948" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_7" isDirective="0" options="variable=fifo_A_PE_0_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:950" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_8" isDirective="0" options="variable=fifo_A_PE_0_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:952" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_0" isDirective="0" options="variable=fifo_A_PE_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:954" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_1" isDirective="0" options="variable=fifo_A_PE_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:956" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_2" isDirective="0" options="variable=fifo_A_PE_1_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:958" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_3" isDirective="0" options="variable=fifo_A_PE_1_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:960" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_4" isDirective="0" options="variable=fifo_A_PE_1_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:962" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_5" isDirective="0" options="variable=fifo_A_PE_1_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:964" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_6" isDirective="0" options="variable=fifo_A_PE_1_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:966" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_7" isDirective="0" options="variable=fifo_A_PE_1_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:968" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_8" isDirective="0" options="variable=fifo_A_PE_1_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:970" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_0" isDirective="0" options="variable=fifo_A_PE_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:972" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_1" isDirective="0" options="variable=fifo_A_PE_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:974" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_2" isDirective="0" options="variable=fifo_A_PE_2_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:976" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_3" isDirective="0" options="variable=fifo_A_PE_2_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:978" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_4" isDirective="0" options="variable=fifo_A_PE_2_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:980" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_5" isDirective="0" options="variable=fifo_A_PE_2_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:982" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_6" isDirective="0" options="variable=fifo_A_PE_2_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:984" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_7" isDirective="0" options="variable=fifo_A_PE_2_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:986" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_8" isDirective="0" options="variable=fifo_A_PE_2_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:988" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_0" isDirective="0" options="variable=fifo_A_PE_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:990" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_1" isDirective="0" options="variable=fifo_A_PE_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:992" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_2" isDirective="0" options="variable=fifo_A_PE_3_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:994" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_3" isDirective="0" options="variable=fifo_A_PE_3_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:996" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_4" isDirective="0" options="variable=fifo_A_PE_3_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:998" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_5" isDirective="0" options="variable=fifo_A_PE_3_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1000" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_6" isDirective="0" options="variable=fifo_A_PE_3_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1002" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_7" isDirective="0" options="variable=fifo_A_PE_3_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1004" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_8" isDirective="0" options="variable=fifo_A_PE_3_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1006" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_0" isDirective="0" options="variable=fifo_A_PE_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1008" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_1" isDirective="0" options="variable=fifo_A_PE_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1010" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_2" isDirective="0" options="variable=fifo_A_PE_4_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1012" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_3" isDirective="0" options="variable=fifo_A_PE_4_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1014" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_4" isDirective="0" options="variable=fifo_A_PE_4_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1016" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_5" isDirective="0" options="variable=fifo_A_PE_4_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1018" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_6" isDirective="0" options="variable=fifo_A_PE_4_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1020" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_7" isDirective="0" options="variable=fifo_A_PE_4_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1022" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_8" isDirective="0" options="variable=fifo_A_PE_4_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1024" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_0" isDirective="0" options="variable=fifo_A_PE_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1026" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_1" isDirective="0" options="variable=fifo_A_PE_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1028" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_2" isDirective="0" options="variable=fifo_A_PE_5_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1030" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_3" isDirective="0" options="variable=fifo_A_PE_5_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1032" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_4" isDirective="0" options="variable=fifo_A_PE_5_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1034" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_5" isDirective="0" options="variable=fifo_A_PE_5_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1036" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_6" isDirective="0" options="variable=fifo_A_PE_5_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1038" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_7" isDirective="0" options="variable=fifo_A_PE_5_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1040" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_8" isDirective="0" options="variable=fifo_A_PE_5_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1042" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_0" isDirective="0" options="variable=fifo_A_PE_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1044" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_1" isDirective="0" options="variable=fifo_A_PE_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1046" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_2" isDirective="0" options="variable=fifo_A_PE_6_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1048" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_3" isDirective="0" options="variable=fifo_A_PE_6_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1050" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_4" isDirective="0" options="variable=fifo_A_PE_6_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1052" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_5" isDirective="0" options="variable=fifo_A_PE_6_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1054" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_6" isDirective="0" options="variable=fifo_A_PE_6_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1056" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_7" isDirective="0" options="variable=fifo_A_PE_6_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1058" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_8" isDirective="0" options="variable=fifo_A_PE_6_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1060" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_0" isDirective="0" options="variable=fifo_A_PE_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1062" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_1" isDirective="0" options="variable=fifo_A_PE_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1064" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_2" isDirective="0" options="variable=fifo_A_PE_7_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1066" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_3" isDirective="0" options="variable=fifo_A_PE_7_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1068" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_4" isDirective="0" options="variable=fifo_A_PE_7_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1070" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_5" isDirective="0" options="variable=fifo_A_PE_7_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1072" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_6" isDirective="0" options="variable=fifo_A_PE_7_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1074" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_7" isDirective="0" options="variable=fifo_A_PE_7_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1076" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_8" isDirective="0" options="variable=fifo_A_PE_7_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1078" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_0" isDirective="0" options="variable=fifo_A_PE_8_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1080" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_1" isDirective="0" options="variable=fifo_A_PE_8_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1082" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_2" isDirective="0" options="variable=fifo_A_PE_8_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1084" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_3" isDirective="0" options="variable=fifo_A_PE_8_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1086" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_4" isDirective="0" options="variable=fifo_A_PE_8_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1088" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_5" isDirective="0" options="variable=fifo_A_PE_8_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1090" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_6" isDirective="0" options="variable=fifo_A_PE_8_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1092" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_7" isDirective="0" options="variable=fifo_A_PE_8_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1094" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_8" isDirective="0" options="variable=fifo_A_PE_8_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1096" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_0" isDirective="0" options="variable=fifo_A_PE_9_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1098" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_1" isDirective="0" options="variable=fifo_A_PE_9_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1100" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_2" isDirective="0" options="variable=fifo_A_PE_9_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1102" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_3" isDirective="0" options="variable=fifo_A_PE_9_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1104" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_4" isDirective="0" options="variable=fifo_A_PE_9_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1106" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_5" isDirective="0" options="variable=fifo_A_PE_9_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1108" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_6" isDirective="0" options="variable=fifo_A_PE_9_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1110" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_7" isDirective="0" options="variable=fifo_A_PE_9_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1112" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_8" isDirective="0" options="variable=fifo_A_PE_9_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1114" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_0" isDirective="0" options="variable=fifo_A_PE_10_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1116" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_1" isDirective="0" options="variable=fifo_A_PE_10_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1118" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_2" isDirective="0" options="variable=fifo_A_PE_10_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1120" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_3" isDirective="0" options="variable=fifo_A_PE_10_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1122" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_4" isDirective="0" options="variable=fifo_A_PE_10_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1124" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_5" isDirective="0" options="variable=fifo_A_PE_10_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1126" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_6" isDirective="0" options="variable=fifo_A_PE_10_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1128" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_7" isDirective="0" options="variable=fifo_A_PE_10_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1130" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_8" isDirective="0" options="variable=fifo_A_PE_10_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1132" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_0" isDirective="0" options="variable=fifo_A_PE_11_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1134" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_1" isDirective="0" options="variable=fifo_A_PE_11_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1136" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_2" isDirective="0" options="variable=fifo_A_PE_11_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1138" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_3" isDirective="0" options="variable=fifo_A_PE_11_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1140" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_4" isDirective="0" options="variable=fifo_A_PE_11_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1142" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_5" isDirective="0" options="variable=fifo_A_PE_11_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1144" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_6" isDirective="0" options="variable=fifo_A_PE_11_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1146" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_7" isDirective="0" options="variable=fifo_A_PE_11_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1148" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_8" isDirective="0" options="variable=fifo_A_PE_11_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1150" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_0" isDirective="0" options="variable=fifo_A_PE_12_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1152" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_1" isDirective="0" options="variable=fifo_A_PE_12_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1154" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_2" isDirective="0" options="variable=fifo_A_PE_12_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1156" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_3" isDirective="0" options="variable=fifo_A_PE_12_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1158" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_4" isDirective="0" options="variable=fifo_A_PE_12_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1160" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_5" isDirective="0" options="variable=fifo_A_PE_12_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1162" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_6" isDirective="0" options="variable=fifo_A_PE_12_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1164" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_7" isDirective="0" options="variable=fifo_A_PE_12_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1166" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_8" isDirective="0" options="variable=fifo_A_PE_12_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1168" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_0" isDirective="0" options="variable=fifo_B_PE_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1170" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_0" isDirective="0" options="variable=fifo_B_PE_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1172" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_0" isDirective="0" options="variable=fifo_B_PE_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1174" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_0" isDirective="0" options="variable=fifo_B_PE_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1176" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_0" isDirective="0" options="variable=fifo_B_PE_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1178" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_0" isDirective="0" options="variable=fifo_B_PE_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1180" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_0" isDirective="0" options="variable=fifo_B_PE_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1182" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_0" isDirective="0" options="variable=fifo_B_PE_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1184" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_0" isDirective="0" options="variable=fifo_B_PE_8_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1186" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_0" isDirective="0" options="variable=fifo_B_PE_9_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1188" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_0" isDirective="0" options="variable=fifo_B_PE_10_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1190" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_0" isDirective="0" options="variable=fifo_B_PE_11_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1192" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_0" isDirective="0" options="variable=fifo_B_PE_12_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1194" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_0" isDirective="0" options="variable=fifo_B_PE_13_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1196" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_1" isDirective="0" options="variable=fifo_B_PE_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1198" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_1" isDirective="0" options="variable=fifo_B_PE_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1200" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_1" isDirective="0" options="variable=fifo_B_PE_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1202" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_1" isDirective="0" options="variable=fifo_B_PE_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1204" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_1" isDirective="0" options="variable=fifo_B_PE_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1206" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_1" isDirective="0" options="variable=fifo_B_PE_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1208" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_1" isDirective="0" options="variable=fifo_B_PE_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1210" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_1" isDirective="0" options="variable=fifo_B_PE_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1212" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_1" isDirective="0" options="variable=fifo_B_PE_8_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1214" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_1" isDirective="0" options="variable=fifo_B_PE_9_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1216" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_1" isDirective="0" options="variable=fifo_B_PE_10_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1218" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_1" isDirective="0" options="variable=fifo_B_PE_11_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1220" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_1" isDirective="0" options="variable=fifo_B_PE_12_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1222" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_1" isDirective="0" options="variable=fifo_B_PE_13_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1224" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_2" isDirective="0" options="variable=fifo_B_PE_0_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1226" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_2" isDirective="0" options="variable=fifo_B_PE_1_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1228" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_2" isDirective="0" options="variable=fifo_B_PE_2_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1230" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_2" isDirective="0" options="variable=fifo_B_PE_3_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1232" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_2" isDirective="0" options="variable=fifo_B_PE_4_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1234" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_2" isDirective="0" options="variable=fifo_B_PE_5_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1236" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_2" isDirective="0" options="variable=fifo_B_PE_6_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1238" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_2" isDirective="0" options="variable=fifo_B_PE_7_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1240" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_2" isDirective="0" options="variable=fifo_B_PE_8_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1242" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_2" isDirective="0" options="variable=fifo_B_PE_9_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1244" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_2" isDirective="0" options="variable=fifo_B_PE_10_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1246" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_2" isDirective="0" options="variable=fifo_B_PE_11_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1248" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_2" isDirective="0" options="variable=fifo_B_PE_12_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1250" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_2" isDirective="0" options="variable=fifo_B_PE_13_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1252" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_3" isDirective="0" options="variable=fifo_B_PE_0_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1254" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_3" isDirective="0" options="variable=fifo_B_PE_1_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1256" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_3" isDirective="0" options="variable=fifo_B_PE_2_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1258" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_3" isDirective="0" options="variable=fifo_B_PE_3_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1260" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_3" isDirective="0" options="variable=fifo_B_PE_4_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1262" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_3" isDirective="0" options="variable=fifo_B_PE_5_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1264" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_3" isDirective="0" options="variable=fifo_B_PE_6_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1266" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_3" isDirective="0" options="variable=fifo_B_PE_7_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1268" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_3" isDirective="0" options="variable=fifo_B_PE_8_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1270" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_3" isDirective="0" options="variable=fifo_B_PE_9_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1272" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_3" isDirective="0" options="variable=fifo_B_PE_10_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1274" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_3" isDirective="0" options="variable=fifo_B_PE_11_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1276" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_3" isDirective="0" options="variable=fifo_B_PE_12_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1278" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_3" isDirective="0" options="variable=fifo_B_PE_13_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1280" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_4" isDirective="0" options="variable=fifo_B_PE_0_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1282" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_4" isDirective="0" options="variable=fifo_B_PE_1_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1284" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_4" isDirective="0" options="variable=fifo_B_PE_2_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1286" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_4" isDirective="0" options="variable=fifo_B_PE_3_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1288" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_4" isDirective="0" options="variable=fifo_B_PE_4_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1290" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_4" isDirective="0" options="variable=fifo_B_PE_5_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1292" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_4" isDirective="0" options="variable=fifo_B_PE_6_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1294" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_4" isDirective="0" options="variable=fifo_B_PE_7_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1296" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_4" isDirective="0" options="variable=fifo_B_PE_8_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1298" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_4" isDirective="0" options="variable=fifo_B_PE_9_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1300" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_4" isDirective="0" options="variable=fifo_B_PE_10_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1302" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_4" isDirective="0" options="variable=fifo_B_PE_11_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1304" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_4" isDirective="0" options="variable=fifo_B_PE_12_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1306" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_4" isDirective="0" options="variable=fifo_B_PE_13_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1308" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_5" isDirective="0" options="variable=fifo_B_PE_0_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1310" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_5" isDirective="0" options="variable=fifo_B_PE_1_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1312" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_5" isDirective="0" options="variable=fifo_B_PE_2_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1314" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_5" isDirective="0" options="variable=fifo_B_PE_3_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1316" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_5" isDirective="0" options="variable=fifo_B_PE_4_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1318" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_5" isDirective="0" options="variable=fifo_B_PE_5_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1320" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_5" isDirective="0" options="variable=fifo_B_PE_6_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1322" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_5" isDirective="0" options="variable=fifo_B_PE_7_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1324" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_5" isDirective="0" options="variable=fifo_B_PE_8_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1326" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_5" isDirective="0" options="variable=fifo_B_PE_9_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1328" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_5" isDirective="0" options="variable=fifo_B_PE_10_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1330" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_5" isDirective="0" options="variable=fifo_B_PE_11_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1332" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_5" isDirective="0" options="variable=fifo_B_PE_12_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1334" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_5" isDirective="0" options="variable=fifo_B_PE_13_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1336" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_6" isDirective="0" options="variable=fifo_B_PE_0_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1338" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_6" isDirective="0" options="variable=fifo_B_PE_1_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1340" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_6" isDirective="0" options="variable=fifo_B_PE_2_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1342" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_6" isDirective="0" options="variable=fifo_B_PE_3_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1344" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_6" isDirective="0" options="variable=fifo_B_PE_4_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1346" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_6" isDirective="0" options="variable=fifo_B_PE_5_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1348" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_6" isDirective="0" options="variable=fifo_B_PE_6_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1350" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_6" isDirective="0" options="variable=fifo_B_PE_7_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1352" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_6" isDirective="0" options="variable=fifo_B_PE_8_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1354" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_6" isDirective="0" options="variable=fifo_B_PE_9_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1356" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_6" isDirective="0" options="variable=fifo_B_PE_10_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1358" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_6" isDirective="0" options="variable=fifo_B_PE_11_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1360" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_6" isDirective="0" options="variable=fifo_B_PE_12_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1362" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_6" isDirective="0" options="variable=fifo_B_PE_13_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1364" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_7" isDirective="0" options="variable=fifo_B_PE_0_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1366" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_7" isDirective="0" options="variable=fifo_B_PE_1_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1368" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_7" isDirective="0" options="variable=fifo_B_PE_2_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1370" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_7" isDirective="0" options="variable=fifo_B_PE_3_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1372" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_7" isDirective="0" options="variable=fifo_B_PE_4_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1374" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_7" isDirective="0" options="variable=fifo_B_PE_5_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1376" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_7" isDirective="0" options="variable=fifo_B_PE_6_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1378" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_7" isDirective="0" options="variable=fifo_B_PE_7_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1380" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_7" isDirective="0" options="variable=fifo_B_PE_8_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1382" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_7" isDirective="0" options="variable=fifo_B_PE_9_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1384" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_7" isDirective="0" options="variable=fifo_B_PE_10_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1386" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_7" isDirective="0" options="variable=fifo_B_PE_11_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1388" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_7" isDirective="0" options="variable=fifo_B_PE_12_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1390" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_7" isDirective="0" options="variable=fifo_B_PE_13_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1392" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_0" isDirective="0" options="variable=fifo_C_drain_PE_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1394" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_0" isDirective="0" options="variable=fifo_C_drain_PE_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1396" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_0" isDirective="0" options="variable=fifo_C_drain_PE_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1398" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_0" isDirective="0" options="variable=fifo_C_drain_PE_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1400" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_0" isDirective="0" options="variable=fifo_C_drain_PE_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1402" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_0" isDirective="0" options="variable=fifo_C_drain_PE_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1404" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_0" isDirective="0" options="variable=fifo_C_drain_PE_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1406" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_0" isDirective="0" options="variable=fifo_C_drain_PE_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1408" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_0" isDirective="0" options="variable=fifo_C_drain_PE_8_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1410" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_0" isDirective="0" options="variable=fifo_C_drain_PE_9_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1412" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_0" isDirective="0" options="variable=fifo_C_drain_PE_10_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1414" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_0" isDirective="0" options="variable=fifo_C_drain_PE_11_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1416" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_0" isDirective="0" options="variable=fifo_C_drain_PE_12_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1418" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_1" isDirective="0" options="variable=fifo_C_drain_PE_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1420" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_1" isDirective="0" options="variable=fifo_C_drain_PE_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1422" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_1" isDirective="0" options="variable=fifo_C_drain_PE_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1424" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_1" isDirective="0" options="variable=fifo_C_drain_PE_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1426" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_1" isDirective="0" options="variable=fifo_C_drain_PE_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1428" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_1" isDirective="0" options="variable=fifo_C_drain_PE_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1430" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_1" isDirective="0" options="variable=fifo_C_drain_PE_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1432" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_1" isDirective="0" options="variable=fifo_C_drain_PE_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1434" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_1" isDirective="0" options="variable=fifo_C_drain_PE_8_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1436" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_1" isDirective="0" options="variable=fifo_C_drain_PE_9_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1438" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_1" isDirective="0" options="variable=fifo_C_drain_PE_10_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1440" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_1" isDirective="0" options="variable=fifo_C_drain_PE_11_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1442" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_1" isDirective="0" options="variable=fifo_C_drain_PE_12_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1444" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_2" isDirective="0" options="variable=fifo_C_drain_PE_0_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1446" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_2" isDirective="0" options="variable=fifo_C_drain_PE_1_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1448" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_2" isDirective="0" options="variable=fifo_C_drain_PE_2_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1450" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_2" isDirective="0" options="variable=fifo_C_drain_PE_3_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1452" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_2" isDirective="0" options="variable=fifo_C_drain_PE_4_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1454" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_2" isDirective="0" options="variable=fifo_C_drain_PE_5_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1456" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_2" isDirective="0" options="variable=fifo_C_drain_PE_6_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1458" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_2" isDirective="0" options="variable=fifo_C_drain_PE_7_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1460" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_2" isDirective="0" options="variable=fifo_C_drain_PE_8_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1462" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_2" isDirective="0" options="variable=fifo_C_drain_PE_9_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1464" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_2" isDirective="0" options="variable=fifo_C_drain_PE_10_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1466" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_2" isDirective="0" options="variable=fifo_C_drain_PE_11_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1468" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_2" isDirective="0" options="variable=fifo_C_drain_PE_12_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1470" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_3" isDirective="0" options="variable=fifo_C_drain_PE_0_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1472" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_3" isDirective="0" options="variable=fifo_C_drain_PE_1_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1474" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_3" isDirective="0" options="variable=fifo_C_drain_PE_2_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1476" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_3" isDirective="0" options="variable=fifo_C_drain_PE_3_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1478" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_3" isDirective="0" options="variable=fifo_C_drain_PE_4_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1480" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_3" isDirective="0" options="variable=fifo_C_drain_PE_5_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1482" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_3" isDirective="0" options="variable=fifo_C_drain_PE_6_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1484" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_3" isDirective="0" options="variable=fifo_C_drain_PE_7_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1486" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_3" isDirective="0" options="variable=fifo_C_drain_PE_8_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1488" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_3" isDirective="0" options="variable=fifo_C_drain_PE_9_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1490" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_3" isDirective="0" options="variable=fifo_C_drain_PE_10_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1492" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_3" isDirective="0" options="variable=fifo_C_drain_PE_11_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1494" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_3" isDirective="0" options="variable=fifo_C_drain_PE_12_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1496" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_4" isDirective="0" options="variable=fifo_C_drain_PE_0_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1498" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_4" isDirective="0" options="variable=fifo_C_drain_PE_1_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1500" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_4" isDirective="0" options="variable=fifo_C_drain_PE_2_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1502" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_4" isDirective="0" options="variable=fifo_C_drain_PE_3_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1504" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_4" isDirective="0" options="variable=fifo_C_drain_PE_4_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1506" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_4" isDirective="0" options="variable=fifo_C_drain_PE_5_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1508" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_4" isDirective="0" options="variable=fifo_C_drain_PE_6_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1510" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_4" isDirective="0" options="variable=fifo_C_drain_PE_7_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1512" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_4" isDirective="0" options="variable=fifo_C_drain_PE_8_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1514" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_4" isDirective="0" options="variable=fifo_C_drain_PE_9_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1516" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_4" isDirective="0" options="variable=fifo_C_drain_PE_10_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1518" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_4" isDirective="0" options="variable=fifo_C_drain_PE_11_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1520" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_4" isDirective="0" options="variable=fifo_C_drain_PE_12_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1522" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_5" isDirective="0" options="variable=fifo_C_drain_PE_0_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1524" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_5" isDirective="0" options="variable=fifo_C_drain_PE_1_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1526" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_5" isDirective="0" options="variable=fifo_C_drain_PE_2_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1528" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_5" isDirective="0" options="variable=fifo_C_drain_PE_3_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1530" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_5" isDirective="0" options="variable=fifo_C_drain_PE_4_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1532" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_5" isDirective="0" options="variable=fifo_C_drain_PE_5_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1534" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_5" isDirective="0" options="variable=fifo_C_drain_PE_6_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1536" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_5" isDirective="0" options="variable=fifo_C_drain_PE_7_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1538" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_5" isDirective="0" options="variable=fifo_C_drain_PE_8_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1540" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_5" isDirective="0" options="variable=fifo_C_drain_PE_9_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1542" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_5" isDirective="0" options="variable=fifo_C_drain_PE_10_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1544" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_5" isDirective="0" options="variable=fifo_C_drain_PE_11_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1546" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_5" isDirective="0" options="variable=fifo_C_drain_PE_12_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1548" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_6" isDirective="0" options="variable=fifo_C_drain_PE_0_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1550" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_6" isDirective="0" options="variable=fifo_C_drain_PE_1_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1552" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_6" isDirective="0" options="variable=fifo_C_drain_PE_2_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1554" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_6" isDirective="0" options="variable=fifo_C_drain_PE_3_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1556" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_6" isDirective="0" options="variable=fifo_C_drain_PE_4_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1558" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_6" isDirective="0" options="variable=fifo_C_drain_PE_5_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1560" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_6" isDirective="0" options="variable=fifo_C_drain_PE_6_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1562" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_6" isDirective="0" options="variable=fifo_C_drain_PE_7_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1564" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_6" isDirective="0" options="variable=fifo_C_drain_PE_8_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1566" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_6" isDirective="0" options="variable=fifo_C_drain_PE_9_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1568" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_6" isDirective="0" options="variable=fifo_C_drain_PE_10_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1570" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_6" isDirective="0" options="variable=fifo_C_drain_PE_11_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1572" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_6" isDirective="0" options="variable=fifo_C_drain_PE_12_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1574" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_7" isDirective="0" options="variable=fifo_C_drain_PE_0_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1576" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_7" isDirective="0" options="variable=fifo_C_drain_PE_1_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1578" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_7" isDirective="0" options="variable=fifo_C_drain_PE_2_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1580" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_7" isDirective="0" options="variable=fifo_C_drain_PE_3_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1582" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_7" isDirective="0" options="variable=fifo_C_drain_PE_4_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1584" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_7" isDirective="0" options="variable=fifo_C_drain_PE_5_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1586" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_7" isDirective="0" options="variable=fifo_C_drain_PE_6_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1588" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_7" isDirective="0" options="variable=fifo_C_drain_PE_7_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1590" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_7" isDirective="0" options="variable=fifo_C_drain_PE_8_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1592" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_7" isDirective="0" options="variable=fifo_C_drain_PE_9_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1594" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_7" isDirective="0" options="variable=fifo_C_drain_PE_10_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1596" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_7" isDirective="0" options="variable=fifo_C_drain_PE_11_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1598" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_7" isDirective="0" options="variable=fifo_C_drain_PE_12_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1600" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1602" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1604" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1606" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1608" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1610" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1612" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1614" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1616" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1618" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1620" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1622" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1624" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1626" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1628" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1630" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1632" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1634" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1636" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1638" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1640" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1642" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1644" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1646" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1648" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1650" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1652" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1654" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1656" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1658" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1660" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1662" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1664" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1666" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1668" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1670" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1672" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1674" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1676" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1678" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1680" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1682" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_2_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_2_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1684" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1686" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1688" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1690" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1692" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1694" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1696" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1698" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1700" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1702" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1704" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1706" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1708" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1710" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_3_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_3_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1712" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1714" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1716" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1718" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1720" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1722" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1724" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1726" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1728" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1730" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1732" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1734" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1736" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1738" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_4_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_4_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1740" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1742" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1744" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1746" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1748" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1750" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1752" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1754" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1756" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1758" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1760" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1762" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1764" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1766" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_5_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_5_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1768" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1770" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1772" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1774" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1776" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1778" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1780" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1782" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1784" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1786" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1788" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1790" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1792" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1794" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_6_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_6_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1796" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1798" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1800" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1802" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1804" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1806" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1808" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1810" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1812" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1814" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1816" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1818" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1820" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1822" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_7_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_7_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1824" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1826" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1828" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1830" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1832" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1834" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1836" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1838" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1840" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_8 depth=2"/>
    </PragmaReport>
</profile>
