<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>nrfx 2.0: SPU HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__nrf__spu__hal.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SPU HAL<div class="ingroups"><a class="el" href="group__nrf__spu.html">SPU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Hardware access layer for managing the System Protection Unit (SPU) peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaca772df92f8018db60b64684673403a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> { <br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggaca772df92f8018db60b64684673403a6aaa31caa7b50e4970d7cda08812af19be">NRF_SPU_EVENT_RAMACCERR</a> = offsetof(NRF_SPU_Type, EVENTS_RAMACCERR), 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggaca772df92f8018db60b64684673403a6ac6ad3b7f3e47c8a8582db960471b169f">NRF_SPU_EVENT_FLASHACCERR</a> = offsetof(NRF_SPU_Type, EVENTS_FLASHACCERR), 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggaca772df92f8018db60b64684673403a6ac55127f75f98e0be611c2009ab883052">NRF_SPU_EVENT_PERIPHACCERR</a> = offsetof(NRF_SPU_Type, EVENTS_PERIPHACCERR)
<br/>
 }</td></tr>
<tr class="memdesc:gaca772df92f8018db60b64684673403a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU events.  <a href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">More...</a><br/></td></tr>
<tr class="separator:gaca772df92f8018db60b64684673403a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a6e9c6511f38d0246e967076179519"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a> { <br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga44a6e9c6511f38d0246e967076179519a8dc6bb66508e4cf4f32b0801d70de165">NRF_SPU_INT_RAMACCERR_MASK</a> = SPU_INTENSET_RAMACCERR_Msk, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga44a6e9c6511f38d0246e967076179519a236c5f3afb426371c0105377e91b715d">NRF_SPU_INT_FLASHACCERR_MASK</a> = SPU_INTENSET_FLASHACCERR_Msk, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga44a6e9c6511f38d0246e967076179519a7ee08e69378f053e63a0727830b919a0">NRF_SPU_INT_PERIPHACCERR_MASK</a> = SPU_INTENSET_PERIPHACCERR_Msk
<br/>
 }</td></tr>
<tr class="memdesc:ga44a6e9c6511f38d0246e967076179519"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU interrupts.  <a href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">More...</a><br/></td></tr>
<tr class="separator:ga44a6e9c6511f38d0246e967076179519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f740567f5b83d2f7eca5a8d18cff94"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a> { <br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a875353222524f16265c720a1f818f5de">NRF_SPU_NSC_SIZE_DISABLED</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a80ae19ec3a1c0ae36a0ccdd23cdbfb60">NRF_SPU_NSC_SIZE_32B</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a28724cd813cd3df4cbe36a82527d5910">NRF_SPU_NSC_SIZE_64B</a> = 2, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a43fc9e24300cf96a121f175311243623">NRF_SPU_NSC_SIZE_128B</a> = 3, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94ac7f5658740dab3ec33e973784548cfc5">NRF_SPU_NSC_SIZE_256B</a> = 4, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a19bf4751cf0a17fa4a1176dbeeaa4542">NRF_SPU_NSC_SIZE_512B</a> = 5, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a8e329246efb352f991937d3e8c1b1cd2">NRF_SPU_NSC_SIZE_1024B</a> = 6, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a2c5720f5bc224b6bec52f781098465be">NRF_SPU_NSC_SIZE_2048B</a> = 7, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a9483e4865c487560d215570215d9ded7">NRF_SPU_NSC_SIZE_4096B</a> = 8
<br/>
 }</td></tr>
<tr class="memdesc:ga45f740567f5b83d2f7eca5a8d18cff94"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU Non-Secure Callable (NSC) region size.  <a href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">More...</a><br/></td></tr>
<tr class="separator:ga45f740567f5b83d2f7eca5a8d18cff94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe75ab0f3d1142b83a6211f2143850fc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a> { <br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggafe75ab0f3d1142b83a6211f2143850fca9a72b741820101251a417c3815bdeeeb">NRF_SPU_MEM_PERM_EXECUTE</a> = SPU_FLASHREGION_PERM_EXECUTE_Msk, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggafe75ab0f3d1142b83a6211f2143850fca3be27a79290460a4e969e3b7c760a069">NRF_SPU_MEM_PERM_WRITE</a> = SPU_FLASHREGION_PERM_WRITE_Msk, 
<br/>
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggafe75ab0f3d1142b83a6211f2143850fca2df2bef69809b5249db4f8dc69746408">NRF_SPU_MEM_PERM_READ</a> = SPU_FLASHREGION_PERM_READ_Msk
<br/>
 }</td></tr>
<tr class="memdesc:gafe75ab0f3d1142b83a6211f2143850fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU memory region permissions.  <a href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">More...</a><br/></td></tr>
<tr class="separator:gafe75ab0f3d1142b83a6211f2143850fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga68219a0729e52f40c0d7cbb9759b7a8b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga68219a0729e52f40c0d7cbb9759b7a8b">nrf_spu_event_clear</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event)</td></tr>
<tr class="memdesc:ga68219a0729e52f40c0d7cbb9759b7a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing a specific SPU event.  <a href="#ga68219a0729e52f40c0d7cbb9759b7a8b">More...</a><br/></td></tr>
<tr class="separator:ga68219a0729e52f40c0d7cbb9759b7a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ba554940e198a2c00862945deade16"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga70ba554940e198a2c00862945deade16">nrf_spu_event_check</a> (NRF_SPU_Type const *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event)</td></tr>
<tr class="memdesc:ga70ba554940e198a2c00862945deade16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of the SPU event.  <a href="#ga70ba554940e198a2c00862945deade16">More...</a><br/></td></tr>
<tr class="separator:ga70ba554940e198a2c00862945deade16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad978dc17a54c14ead43c2fa1671c66b4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gad978dc17a54c14ead43c2fa1671c66b4">nrf_spu_int_enable</a> (NRF_SPU_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gad978dc17a54c14ead43c2fa1671c66b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling specified interrupts.  <a href="#gad978dc17a54c14ead43c2fa1671c66b4">More...</a><br/></td></tr>
<tr class="separator:gad978dc17a54c14ead43c2fa1671c66b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068fbe3a30786954e8ca216c0a8a5e53"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga068fbe3a30786954e8ca216c0a8a5e53">nrf_spu_int_disable</a> (NRF_SPU_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga068fbe3a30786954e8ca216c0a8a5e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling specified interrupts.  <a href="#ga068fbe3a30786954e8ca216c0a8a5e53">More...</a><br/></td></tr>
<tr class="separator:ga068fbe3a30786954e8ca216c0a8a5e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc0a504e03ed6f38f9c4a5c364b1715"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga1dc0a504e03ed6f38f9c4a5c364b1715">nrf_spu_int_enable_check</a> (NRF_SPU_Type const *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga1dc0a504e03ed6f38f9c4a5c364b1715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the specified interrupts are enabled.  <a href="#ga1dc0a504e03ed6f38f9c4a5c364b1715">More...</a><br/></td></tr>
<tr class="separator:ga1dc0a504e03ed6f38f9c4a5c364b1715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200ee02fe1c23101aad0ce846fca29ba"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga200ee02fe1c23101aad0ce846fca29ba">nrf_spu_publish_set</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event, uint32_t channel)</td></tr>
<tr class="memdesc:ga200ee02fe1c23101aad0ce846fca29ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting up publication configuration of a given SPU event.  <a href="#ga200ee02fe1c23101aad0ce846fca29ba">More...</a><br/></td></tr>
<tr class="separator:ga200ee02fe1c23101aad0ce846fca29ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d3fa9ec803eaef4593e1a52820bcbb"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga78d3fa9ec803eaef4593e1a52820bcbb">nrf_spu_publish_clear</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event)</td></tr>
<tr class="memdesc:ga78d3fa9ec803eaef4593e1a52820bcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing publication configuration of a given SPU event.  <a href="#ga78d3fa9ec803eaef4593e1a52820bcbb">More...</a><br/></td></tr>
<tr class="separator:ga78d3fa9ec803eaef4593e1a52820bcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df21cb782ba105b5e208bad095a011a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga2df21cb782ba105b5e208bad095a011a">nrf_spu_tz_is_available</a> (NRF_SPU_Type const *p_reg)</td></tr>
<tr class="memdesc:ga2df21cb782ba105b5e208bad095a011a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the capabilities of the current device.  <a href="#ga2df21cb782ba105b5e208bad095a011a">More...</a><br/></td></tr>
<tr class="separator:ga2df21cb782ba105b5e208bad095a011a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7ed30e65625d27a94d2367c8fe3faa"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga9f7ed30e65625d27a94d2367c8fe3faa">nrf_spu_dppi_config_set</a> (NRF_SPU_Type *p_reg, uint8_t dppi_id, uint32_t channels_mask, bool lock_conf)</td></tr>
<tr class="memdesc:ga9f7ed30e65625d27a94d2367c8fe3faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the DPPI channels to be available in particular domains.  <a href="#ga9f7ed30e65625d27a94d2367c8fe3faa">More...</a><br/></td></tr>
<tr class="separator:ga9f7ed30e65625d27a94d2367c8fe3faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca19b4ad46b497cd693047115e12347"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga6ca19b4ad46b497cd693047115e12347">nrf_spu_gpio_config_set</a> (NRF_SPU_Type *p_reg, uint8_t gpio_port, uint32_t gpio_mask, bool lock_conf)</td></tr>
<tr class="memdesc:ga6ca19b4ad46b497cd693047115e12347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the GPIO pins to be available in particular domains.  <a href="#ga6ca19b4ad46b497cd693047115e12347">More...</a><br/></td></tr>
<tr class="separator:ga6ca19b4ad46b497cd693047115e12347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f549ce08f3891c83d62a5256a7594c8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga8f549ce08f3891c83d62a5256a7594c8">nrf_spu_flashnsc_set</a> (NRF_SPU_Type *p_reg, uint8_t flash_nsc_id, <a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a> flash_nsc_size, uint8_t region_number, bool lock_conf)</td></tr>
<tr class="memdesc:ga8f549ce08f3891c83d62a5256a7594c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring non-secure callable flash region.  <a href="#ga8f549ce08f3891c83d62a5256a7594c8">More...</a><br/></td></tr>
<tr class="separator:ga8f549ce08f3891c83d62a5256a7594c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289b83bd30667a37519640cb5c6a74fd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga289b83bd30667a37519640cb5c6a74fd">nrf_spu_ramnsc_set</a> (NRF_SPU_Type *p_reg, uint8_t ram_nsc_id, <a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a> ram_nsc_size, uint8_t region_number, bool lock_conf)</td></tr>
<tr class="memdesc:ga289b83bd30667a37519640cb5c6a74fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring non-secure callable RAM region.  <a href="#ga289b83bd30667a37519640cb5c6a74fd">More...</a><br/></td></tr>
<tr class="separator:ga289b83bd30667a37519640cb5c6a74fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d59cd2c2e218eeec8b98ae49225da4e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga3d59cd2c2e218eeec8b98ae49225da4e">nrf_spu_flashregion_set</a> (NRF_SPU_Type *p_reg, uint8_t region_id, bool secure_attr, uint32_t permissions, bool lock_conf)</td></tr>
<tr class="memdesc:ga3d59cd2c2e218eeec8b98ae49225da4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring security for a particular flash region.  <a href="#ga3d59cd2c2e218eeec8b98ae49225da4e">More...</a><br/></td></tr>
<tr class="separator:ga3d59cd2c2e218eeec8b98ae49225da4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d8c40545df1ac1f7a40d2e3b23dee5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gad3d8c40545df1ac1f7a40d2e3b23dee5">nrf_spu_ramregion_set</a> (NRF_SPU_Type *p_reg, uint8_t region_id, bool secure_attr, uint32_t permissions, bool lock_conf)</td></tr>
<tr class="memdesc:gad3d8c40545df1ac1f7a40d2e3b23dee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring security for the RAM region.  <a href="#gad3d8c40545df1ac1f7a40d2e3b23dee5">More...</a><br/></td></tr>
<tr class="separator:gad3d8c40545df1ac1f7a40d2e3b23dee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5518273cfb31711bc2bc98341149ca5d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga5518273cfb31711bc2bc98341149ca5d">nrf_spu_peripheral_set</a> (NRF_SPU_Type *p_reg, uint32_t peripheral_id, bool secure_attr, bool secure_dma, bool lock_conf)</td></tr>
<tr class="memdesc:ga5518273cfb31711bc2bc98341149ca5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring access permissions of the peripheral.  <a href="#ga5518273cfb31711bc2bc98341149ca5d">More...</a><br/></td></tr>
<tr class="separator:ga5518273cfb31711bc2bc98341149ca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1482b45a4443897ffe48f91e578e9"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga26f1482b45a4443897ffe48f91e578e9">nrf_spu_extdomain_set</a> (NRF_SPU_Type *p_reg, uint32_t domain_id, bool secure_attr, bool lock_conf)</td></tr>
<tr class="memdesc:ga26f1482b45a4443897ffe48f91e578e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring bus access permissions of the specified external domain.  <a href="#ga26f1482b45a4443897ffe48f91e578e9">More...</a><br/></td></tr>
<tr class="separator:ga26f1482b45a4443897ffe48f91e578e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware access layer for managing the System Protection Unit (SPU) peripheral. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gaca772df92f8018db60b64684673403a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggaca772df92f8018db60b64684673403a6aaa31caa7b50e4970d7cda08812af19be"></a>NRF_SPU_EVENT_RAMACCERR</em>&nbsp;</td><td class="fielddoc">
<p>A security violation has been detected for the RAM memory space. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggaca772df92f8018db60b64684673403a6ac6ad3b7f3e47c8a8582db960471b169f"></a>NRF_SPU_EVENT_FLASHACCERR</em>&nbsp;</td><td class="fielddoc">
<p>A security violation has been detected for the Flash memory space. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggaca772df92f8018db60b64684673403a6ac55127f75f98e0be611c2009ab883052"></a>NRF_SPU_EVENT_PERIPHACCERR</em>&nbsp;</td><td class="fielddoc">
<p>A security violation has been detected on one or several peripherals. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga44a6e9c6511f38d0246e967076179519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU interrupts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga44a6e9c6511f38d0246e967076179519a8dc6bb66508e4cf4f32b0801d70de165"></a>NRF_SPU_INT_RAMACCERR_MASK</em>&nbsp;</td><td class="fielddoc">
<p>Interrupt on RAMACCERR event. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga44a6e9c6511f38d0246e967076179519a236c5f3afb426371c0105377e91b715d"></a>NRF_SPU_INT_FLASHACCERR_MASK</em>&nbsp;</td><td class="fielddoc">
<p>Interrupt on FLASHACCERR event. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga44a6e9c6511f38d0246e967076179519a7ee08e69378f053e63a0727830b919a0"></a>NRF_SPU_INT_PERIPHACCERR_MASK</em>&nbsp;</td><td class="fielddoc">
<p>Interrupt on PERIPHACCERR event. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gafe75ab0f3d1142b83a6211f2143850fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU memory region permissions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggafe75ab0f3d1142b83a6211f2143850fca9a72b741820101251a417c3815bdeeeb"></a>NRF_SPU_MEM_PERM_EXECUTE</em>&nbsp;</td><td class="fielddoc">
<p>Allow code execution from particular memory region. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggafe75ab0f3d1142b83a6211f2143850fca3be27a79290460a4e969e3b7c760a069"></a>NRF_SPU_MEM_PERM_WRITE</em>&nbsp;</td><td class="fielddoc">
<p>Allow write operation on particular memory region. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggafe75ab0f3d1142b83a6211f2143850fca2df2bef69809b5249db4f8dc69746408"></a>NRF_SPU_MEM_PERM_READ</em>&nbsp;</td><td class="fielddoc">
<p>Allow read operation from particular memory region. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga45f740567f5b83d2f7eca5a8d18cff94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU Non-Secure Callable (NSC) region size. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a875353222524f16265c720a1f818f5de"></a>NRF_SPU_NSC_SIZE_DISABLED</em>&nbsp;</td><td class="fielddoc">
<p>Not defined as a non-secure callable region. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a80ae19ec3a1c0ae36a0ccdd23cdbfb60"></a>NRF_SPU_NSC_SIZE_32B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 32-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a28724cd813cd3df4cbe36a82527d5910"></a>NRF_SPU_NSC_SIZE_64B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 64-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a43fc9e24300cf96a121f175311243623"></a>NRF_SPU_NSC_SIZE_128B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 128-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94ac7f5658740dab3ec33e973784548cfc5"></a>NRF_SPU_NSC_SIZE_256B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 256-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a19bf4751cf0a17fa4a1176dbeeaa4542"></a>NRF_SPU_NSC_SIZE_512B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 512-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a8e329246efb352f991937d3e8c1b1cd2"></a>NRF_SPU_NSC_SIZE_1024B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 1024-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a2c5720f5bc224b6bec52f781098465be"></a>NRF_SPU_NSC_SIZE_2048B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 2048-byte size. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga45f740567f5b83d2f7eca5a8d18cff94a9483e4865c487560d215570215d9ded7"></a>NRF_SPU_NSC_SIZE_4096B</em>&nbsp;</td><td class="fielddoc">
<p>Non-Secure Callable region with a 4096-byte size. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga9f7ed30e65625d27a94d2367c8fe3faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_dppi_config_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dppi_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channels_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the DPPI channels to be available in particular domains. </p>
<p>Channels are configured as bitmask. Set one in bitmask to make channels available only in secure domain. Set zero to make it available in secure and non-secure domains.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dppi_id</td><td>DPPI peripheral id. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channels_mask</td><td>Bitmask with channels configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga70ba554940e198a2c00862945deade16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_event_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of the SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The event has been generated. </td></tr>
    <tr><td class="paramname">false</td><td>The event has not been generated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga68219a0729e52f40c0d7cbb9759b7a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_event_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing a specific SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga26f1482b45a4443897ffe48f91e578e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_extdomain_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>domain_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring bus access permissions of the specified external domain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">domain_id</td><td>ID number of a particular external domain. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Specifies if the bus accesses from this domain have the secure attribute set. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Specifies if the configuration should be locked until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8f549ce08f3891c83d62a5256a7594c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_flashnsc_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>flash_nsc_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a>&#160;</td>
          <td class="paramname"><em>flash_nsc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring non-secure callable flash region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flash_nsc_id</td><td>Non-secure callable flash region ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flash_nsc_size</td><td>Non-secure callable flash region size. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_number</td><td>Flash region number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3d59cd2c2e218eeec8b98ae49225da4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_flashregion_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>permissions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring security for a particular flash region. </p>
<p>Permissions parameter must be set by using the logical OR on the <a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a> values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_id</td><td>Flash region index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Set region attribute to secure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">permissions</td><td>Flash region permissions. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6ca19b4ad46b497cd693047115e12347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_gpio_config_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>gpio_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>gpio_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the GPIO pins to be available in particular domains. </p>
<p>GPIO pins are configured as bitmask. Set one in bitmask to make particular pin available only in secure domain. Set zero to make it available in secure and non-secure domains.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpio_port</td><td>Port number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpio_mask</td><td>Bitmask with gpio configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga068fbe3a30786954e8ca216c0a8a5e53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_int_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Interrupts to be disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad978dc17a54c14ead43c2fa1671c66b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_int_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Interrupts to be enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1dc0a504e03ed6f38f9c4a5c364b1715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spu_int_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the specified interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mask of enabled interrupts. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5518273cfb31711bc2bc98341149ca5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_peripheral_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>peripheral_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring access permissions of the peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheral_id</td><td>ID number of a particular peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Peripheral registers accessible only from secure domain. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_dma</td><td>DMA transfers possible only from RAM memory in secure domain. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga78d3fa9ec803eaef4593e1a52820bcbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_publish_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing publication configuration of a given SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga200ee02fe1c23101aad0ce846fca29ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_publish_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting up publication configuration of a given SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel to connect with published event. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga289b83bd30667a37519640cb5c6a74fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_ramnsc_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>ram_nsc_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a>&#160;</td>
          <td class="paramname"><em>ram_nsc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring non-secure callable RAM region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ram_nsc_id</td><td>Non-secure callable RAM region ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ram_nsc_size</td><td>Non-secure callable RAM region size. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_number</td><td>RAM region number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad3d8c40545df1ac1f7a40d2e3b23dee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_ramregion_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>permissions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring security for the RAM region. </p>
<p>Permissions parameter must be set by using the logical OR on the <a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a> values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_id</td><td>RAM region index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Set region attribute to secure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">permissions</td><td>RAM region permissions. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2df21cb782ba105b5e208bad095a011a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_tz_is_available </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the capabilities of the current device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>ARM TrustZone support is available. </td></tr>
    <tr><td class="paramname">false</td><td>ARM TrustZone support is not available. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Wed Nov 6 2019" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
