+define+SIM_ON

../bench/top_tb.v

../src/picosoc/picosoc.v
../src/picosoc/simpleuart.v
../src/picosoc/gpio.v
../src/picorv32.v

../pnr/ipcore/pll/pll.v

D:/pango/PDS_2019.1-patch2/arch/vendor/pango/verilog/simulation/GTP_GRS.v
D:/pango/PDS_2019.1-patch2/arch/vendor/pango/verilog/simulation/GTP_PLL_E1.v