
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b004  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  0800b18c  0800b18c  0000c18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5c4  0800b5c4  0000d130  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b5c4  0800b5c4  0000c5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5cc  0800b5cc  0000d130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5cc  0800b5cc  0000c5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b5d0  0800b5d0  0000c5d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000130  20000000  0800b5d4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d130  2**0
                  CONTENTS
 10 .bss          0001ccb8  20000130  20000130  0000d130  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  2001cde8  2001cde8  0000d130  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d130  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018057  00000000  00000000  0000d160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042db  00000000  00000000  000251b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001500  00000000  00000000  00029498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001004  00000000  00000000  0002a998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026423  00000000  00000000  0002b99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001da33  00000000  00000000  00051dbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8a5b  00000000  00000000  0006f7f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014824d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000540c  00000000  00000000  00148290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0014d69c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000130 	.word	0x20000130
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b174 	.word	0x0800b174

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000134 	.word	0x20000134
 80001c4:	0800b174 	.word	0x0800b174

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460f      	mov	r7, r1
 8000200:	4604      	mov	r4, r0
 8000202:	468c      	mov	ip, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d148      	bne.n	800029a <__udivmoddi4+0xa2>
 8000208:	428a      	cmp	r2, r1
 800020a:	4616      	mov	r6, r2
 800020c:	d961      	bls.n	80002d2 <__udivmoddi4+0xda>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b14b      	cbz	r3, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c3 0220 	rsb	r2, r3, #32
 8000218:	fa01 fc03 	lsl.w	ip, r1, r3
 800021c:	fa20 f202 	lsr.w	r2, r0, r2
 8000220:	409e      	lsls	r6, r3
 8000222:	ea42 0c0c 	orr.w	ip, r2, ip
 8000226:	409c      	lsls	r4, r3
 8000228:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800022c:	b2b7      	uxth	r7, r6
 800022e:	fbbc f1fe 	udiv	r1, ip, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e cc11 	mls	ip, lr, r1, ip
 8000238:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800023c:	fb01 f007 	mul.w	r0, r1, r7
 8000240:	4290      	cmp	r0, r2
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18b2      	adds	r2, r6, r2
 8000246:	f101 3cff 	add.w	ip, r1, #4294967295
 800024a:	f080 80ee 	bcs.w	800042a <__udivmoddi4+0x232>
 800024e:	4290      	cmp	r0, r2
 8000250:	f240 80eb 	bls.w	800042a <__udivmoddi4+0x232>
 8000254:	3902      	subs	r1, #2
 8000256:	4432      	add	r2, r6
 8000258:	1a12      	subs	r2, r2, r0
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000260:	fb0e 2210 	mls	r2, lr, r0, r2
 8000264:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000268:	fb00 f707 	mul.w	r7, r0, r7
 800026c:	42a7      	cmp	r7, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	1934      	adds	r4, r6, r4
 8000272:	f100 32ff 	add.w	r2, r0, #4294967295
 8000276:	f080 80da 	bcs.w	800042e <__udivmoddi4+0x236>
 800027a:	42a7      	cmp	r7, r4
 800027c:	f240 80d7 	bls.w	800042e <__udivmoddi4+0x236>
 8000280:	4434      	add	r4, r6
 8000282:	3802      	subs	r0, #2
 8000284:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000288:	1be4      	subs	r4, r4, r7
 800028a:	2100      	movs	r1, #0
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0x9e>
 800028e:	40dc      	lsrs	r4, r3
 8000290:	2300      	movs	r3, #0
 8000292:	e9c5 4300 	strd	r4, r3, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d906      	bls.n	80002ac <__udivmoddi4+0xb4>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xac>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	fab3 f183 	clz	r1, r3
 80002b0:	2900      	cmp	r1, #0
 80002b2:	d148      	bne.n	8000346 <__udivmoddi4+0x14e>
 80002b4:	42bb      	cmp	r3, r7
 80002b6:	d302      	bcc.n	80002be <__udivmoddi4+0xc6>
 80002b8:	4282      	cmp	r2, r0
 80002ba:	f200 8107 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 80002be:	1a84      	subs	r4, r0, r2
 80002c0:	eb67 0203 	sbc.w	r2, r7, r3
 80002c4:	2001      	movs	r0, #1
 80002c6:	4694      	mov	ip, r2
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	d0e4      	beq.n	8000296 <__udivmoddi4+0x9e>
 80002cc:	e9c5 4c00 	strd	r4, ip, [r5]
 80002d0:	e7e1      	b.n	8000296 <__udivmoddi4+0x9e>
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	f000 8092 	beq.w	80003fc <__udivmoddi4+0x204>
 80002d8:	fab2 f382 	clz	r3, r2
 80002dc:	2b00      	cmp	r3, #0
 80002de:	f040 80a8 	bne.w	8000432 <__udivmoddi4+0x23a>
 80002e2:	1a8a      	subs	r2, r1, r2
 80002e4:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80002e8:	fa1f fc86 	uxth.w	ip, r6
 80002ec:	2101      	movs	r1, #1
 80002ee:	0c20      	lsrs	r0, r4, #16
 80002f0:	fbb2 f7fe 	udiv	r7, r2, lr
 80002f4:	fb0e 2217 	mls	r2, lr, r7, r2
 80002f8:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80002fc:	fb0c f007 	mul.w	r0, ip, r7
 8000300:	4290      	cmp	r0, r2
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000304:	18b2      	adds	r2, r6, r2
 8000306:	f107 38ff 	add.w	r8, r7, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4290      	cmp	r0, r2
 800030e:	f200 80e2 	bhi.w	80004d6 <__udivmoddi4+0x2de>
 8000312:	4647      	mov	r7, r8
 8000314:	1a12      	subs	r2, r2, r0
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb2 f0fe 	udiv	r0, r2, lr
 800031c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000320:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000324:	fb0c fc00 	mul.w	ip, ip, r0
 8000328:	45a4      	cmp	ip, r4
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	1934      	adds	r4, r6, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	45a4      	cmp	ip, r4
 8000336:	f200 80cb 	bhi.w	80004d0 <__udivmoddi4+0x2d8>
 800033a:	4610      	mov	r0, r2
 800033c:	eba4 040c 	sub.w	r4, r4, ip
 8000340:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000344:	e7a2      	b.n	800028c <__udivmoddi4+0x94>
 8000346:	f1c1 0620 	rsb	r6, r1, #32
 800034a:	408b      	lsls	r3, r1
 800034c:	fa22 fc06 	lsr.w	ip, r2, r6
 8000350:	ea4c 0c03 	orr.w	ip, ip, r3
 8000354:	fa07 f401 	lsl.w	r4, r7, r1
 8000358:	fa20 f306 	lsr.w	r3, r0, r6
 800035c:	40f7      	lsrs	r7, r6
 800035e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000362:	4323      	orrs	r3, r4
 8000364:	fa00 f801 	lsl.w	r8, r0, r1
 8000368:	fa1f fe8c 	uxth.w	lr, ip
 800036c:	fbb7 f0f9 	udiv	r0, r7, r9
 8000370:	0c1c      	lsrs	r4, r3, #16
 8000372:	fb09 7710 	mls	r7, r9, r0, r7
 8000376:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800037a:	fb00 f70e 	mul.w	r7, r0, lr
 800037e:	42a7      	cmp	r7, r4
 8000380:	fa02 f201 	lsl.w	r2, r2, r1
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x1a4>
 8000386:	eb1c 0404 	adds.w	r4, ip, r4
 800038a:	f100 3aff 	add.w	sl, r0, #4294967295
 800038e:	f080 809b 	bcs.w	80004c8 <__udivmoddi4+0x2d0>
 8000392:	42a7      	cmp	r7, r4
 8000394:	f240 8098 	bls.w	80004c8 <__udivmoddi4+0x2d0>
 8000398:	3802      	subs	r0, #2
 800039a:	4464      	add	r4, ip
 800039c:	1be4      	subs	r4, r4, r7
 800039e:	b29f      	uxth	r7, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 80003ac:	fb03 fe0e 	mul.w	lr, r3, lr
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	d909      	bls.n	80003c8 <__udivmoddi4+0x1d0>
 80003b4:	eb1c 0404 	adds.w	r4, ip, r4
 80003b8:	f103 37ff 	add.w	r7, r3, #4294967295
 80003bc:	f080 8082 	bcs.w	80004c4 <__udivmoddi4+0x2cc>
 80003c0:	45a6      	cmp	lr, r4
 80003c2:	d97f      	bls.n	80004c4 <__udivmoddi4+0x2cc>
 80003c4:	3b02      	subs	r3, #2
 80003c6:	4464      	add	r4, ip
 80003c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fba0 e702 	umull	lr, r7, r0, r2
 80003d4:	42bc      	cmp	r4, r7
 80003d6:	4673      	mov	r3, lr
 80003d8:	46b9      	mov	r9, r7
 80003da:	d363      	bcc.n	80004a4 <__udivmoddi4+0x2ac>
 80003dc:	d060      	beq.n	80004a0 <__udivmoddi4+0x2a8>
 80003de:	b15d      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e0:	ebb8 0203 	subs.w	r2, r8, r3
 80003e4:	eb64 0409 	sbc.w	r4, r4, r9
 80003e8:	fa04 f606 	lsl.w	r6, r4, r6
 80003ec:	fa22 f301 	lsr.w	r3, r2, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e74c      	b.n	8000296 <__udivmoddi4+0x9e>
 80003fc:	0862      	lsrs	r2, r4, #1
 80003fe:	0848      	lsrs	r0, r1, #1
 8000400:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8000404:	0c0b      	lsrs	r3, r1, #16
 8000406:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800040a:	b28a      	uxth	r2, r1
 800040c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000410:	fbb3 f1f6 	udiv	r1, r3, r6
 8000414:	07e4      	lsls	r4, r4, #31
 8000416:	46b4      	mov	ip, r6
 8000418:	4637      	mov	r7, r6
 800041a:	46b6      	mov	lr, r6
 800041c:	231f      	movs	r3, #31
 800041e:	fbb0 f0f6 	udiv	r0, r0, r6
 8000422:	1bd2      	subs	r2, r2, r7
 8000424:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000428:	e761      	b.n	80002ee <__udivmoddi4+0xf6>
 800042a:	4661      	mov	r1, ip
 800042c:	e714      	b.n	8000258 <__udivmoddi4+0x60>
 800042e:	4610      	mov	r0, r2
 8000430:	e728      	b.n	8000284 <__udivmoddi4+0x8c>
 8000432:	f1c3 0120 	rsb	r1, r3, #32
 8000436:	fa20 f201 	lsr.w	r2, r0, r1
 800043a:	409e      	lsls	r6, r3
 800043c:	fa27 f101 	lsr.w	r1, r7, r1
 8000440:	409f      	lsls	r7, r3
 8000442:	433a      	orrs	r2, r7
 8000444:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000448:	fa1f fc86 	uxth.w	ip, r6
 800044c:	fbb1 f7fe 	udiv	r7, r1, lr
 8000450:	fb0e 1017 	mls	r0, lr, r7, r1
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800045a:	fb07 f80c 	mul.w	r8, r7, ip
 800045e:	4588      	cmp	r8, r1
 8000460:	fa04 f403 	lsl.w	r4, r4, r3
 8000464:	d93a      	bls.n	80004dc <__udivmoddi4+0x2e4>
 8000466:	1871      	adds	r1, r6, r1
 8000468:	f107 30ff 	add.w	r0, r7, #4294967295
 800046c:	d201      	bcs.n	8000472 <__udivmoddi4+0x27a>
 800046e:	4588      	cmp	r8, r1
 8000470:	d81f      	bhi.n	80004b2 <__udivmoddi4+0x2ba>
 8000472:	eba1 0108 	sub.w	r1, r1, r8
 8000476:	fbb1 f8fe 	udiv	r8, r1, lr
 800047a:	fb08 f70c 	mul.w	r7, r8, ip
 800047e:	fb0e 1118 	mls	r1, lr, r8, r1
 8000482:	b292      	uxth	r2, r2
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	42ba      	cmp	r2, r7
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2f4>
 800048c:	18b2      	adds	r2, r6, r2
 800048e:	f108 31ff 	add.w	r1, r8, #4294967295
 8000492:	d2c6      	bcs.n	8000422 <__udivmoddi4+0x22a>
 8000494:	42ba      	cmp	r2, r7
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x22a>
 8000498:	f1a8 0102 	sub.w	r1, r8, #2
 800049c:	4432      	add	r2, r6
 800049e:	e7c0      	b.n	8000422 <__udivmoddi4+0x22a>
 80004a0:	45f0      	cmp	r8, lr
 80004a2:	d29c      	bcs.n	80003de <__udivmoddi4+0x1e6>
 80004a4:	ebbe 0302 	subs.w	r3, lr, r2
 80004a8:	eb67 070c 	sbc.w	r7, r7, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	46b9      	mov	r9, r7
 80004b0:	e795      	b.n	80003de <__udivmoddi4+0x1e6>
 80004b2:	eba6 0808 	sub.w	r8, r6, r8
 80004b6:	4441      	add	r1, r8
 80004b8:	1eb8      	subs	r0, r7, #2
 80004ba:	fbb1 f8fe 	udiv	r8, r1, lr
 80004be:	fb08 f70c 	mul.w	r7, r8, ip
 80004c2:	e7dc      	b.n	800047e <__udivmoddi4+0x286>
 80004c4:	463b      	mov	r3, r7
 80004c6:	e77f      	b.n	80003c8 <__udivmoddi4+0x1d0>
 80004c8:	4650      	mov	r0, sl
 80004ca:	e767      	b.n	800039c <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fb      	b.n	80002c8 <__udivmoddi4+0xd0>
 80004d0:	4434      	add	r4, r6
 80004d2:	3802      	subs	r0, #2
 80004d4:	e732      	b.n	800033c <__udivmoddi4+0x144>
 80004d6:	3f02      	subs	r7, #2
 80004d8:	4432      	add	r2, r6
 80004da:	e71b      	b.n	8000314 <__udivmoddi4+0x11c>
 80004dc:	eba1 0108 	sub.w	r1, r1, r8
 80004e0:	4638      	mov	r0, r7
 80004e2:	fbb1 f8fe 	udiv	r8, r1, lr
 80004e6:	fb08 f70c 	mul.w	r7, r8, ip
 80004ea:	e7c8      	b.n	800047e <__udivmoddi4+0x286>
 80004ec:	4641      	mov	r1, r8
 80004ee:	e798      	b.n	8000422 <__udivmoddi4+0x22a>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <Update_LEDs>:
volatile float carrier_phase = 0.0f;
filter_params_t app_filter_params;
static uint8_t current_audio_mode = 0;

/* --- LED Kontrol Yardimcisi --- */
void Update_LEDs(uint8_t mode) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN | LED_ORANGE_PIN | LED_RED_PIN | LED_BLUE_PIN, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000504:	4818      	ldr	r0, [pc, #96]	@ (8000568 <Update_LEDs+0x74>)
 8000506:	f003 f865 	bl	80035d4 <HAL_GPIO_WritePin>
    switch (mode) {
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	3b01      	subs	r3, #1
 800050e:	2b03      	cmp	r3, #3
 8000510:	d826      	bhi.n	8000560 <Update_LEDs+0x6c>
 8000512:	a201      	add	r2, pc, #4	@ (adr r2, 8000518 <Update_LEDs+0x24>)
 8000514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000518:	08000529 	.word	0x08000529
 800051c:	08000537 	.word	0x08000537
 8000520:	08000545 	.word	0x08000545
 8000524:	08000553 	.word	0x08000553
        case 1: HAL_GPIO_WritePin(LED_PORT, LED_ORANGE_PIN, GPIO_PIN_SET); break;
 8000528:	2201      	movs	r2, #1
 800052a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800052e:	480e      	ldr	r0, [pc, #56]	@ (8000568 <Update_LEDs+0x74>)
 8000530:	f003 f850 	bl	80035d4 <HAL_GPIO_WritePin>
 8000534:	e014      	b.n	8000560 <Update_LEDs+0x6c>
        case 2: HAL_GPIO_WritePin(LED_PORT, LED_RED_PIN, GPIO_PIN_SET); break;
 8000536:	2201      	movs	r2, #1
 8000538:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800053c:	480a      	ldr	r0, [pc, #40]	@ (8000568 <Update_LEDs+0x74>)
 800053e:	f003 f849 	bl	80035d4 <HAL_GPIO_WritePin>
 8000542:	e00d      	b.n	8000560 <Update_LEDs+0x6c>
        case 3: HAL_GPIO_WritePin(LED_PORT, LED_BLUE_PIN, GPIO_PIN_SET); break;
 8000544:	2201      	movs	r2, #1
 8000546:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800054a:	4807      	ldr	r0, [pc, #28]	@ (8000568 <Update_LEDs+0x74>)
 800054c:	f003 f842 	bl	80035d4 <HAL_GPIO_WritePin>
 8000550:	e006      	b.n	8000560 <Update_LEDs+0x6c>
        case 4: HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN, GPIO_PIN_SET); break;
 8000552:	2201      	movs	r2, #1
 8000554:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000558:	4803      	ldr	r0, [pc, #12]	@ (8000568 <Update_LEDs+0x74>)
 800055a:	f003 f83b 	bl	80035d4 <HAL_GPIO_WritePin>
 800055e:	bf00      	nop
    }
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40020c00 	.word	0x40020c00

0800056c <Set_Audio_Mode>:

/* --- Mod Parametrelerini Yukle --- */
void Set_Audio_Mode(uint8_t mode) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
    app_filter_params.ring_mod_enable = 0;
 8000576:	4b2f      	ldr	r3, [pc, #188]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000578:	2200      	movs	r2, #0
 800057a:	711a      	strb	r2, [r3, #4]
    app_filter_params.wah_enable      = 0;
 800057c:	4b2d      	ldr	r3, [pc, #180]	@ (8000634 <Set_Audio_Mode+0xc8>)
 800057e:	2200      	movs	r2, #0
 8000580:	f883 2020 	strb.w	r2, [r3, #32]
    app_filter_params.lpf_enable      = 0;
 8000584:	4b2b      	ldr	r3, [pc, #172]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000586:	2200      	movs	r2, #0
 8000588:	741a      	strb	r2, [r3, #16]
    app_filter_params.hpf_enable      = 0;
 800058a:	4b2a      	ldr	r3, [pc, #168]	@ (8000634 <Set_Audio_Mode+0xc8>)
 800058c:	2200      	movs	r2, #0
 800058e:	761a      	strb	r2, [r3, #24]
    app_filter_params.bitcrush_enable = 0;
 8000590:	4b28      	ldr	r3, [pc, #160]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000592:	2200      	movs	r2, #0
 8000594:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    app_filter_params.delay_enable    = 0;
 8000598:	4b26      	ldr	r3, [pc, #152]	@ (8000634 <Set_Audio_Mode+0xc8>)
 800059a:	2200      	movs	r2, #0
 800059c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    app_filter_params.master_volume   = 1.0f;
 80005a0:	4b24      	ldr	r3, [pc, #144]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005a2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80005a6:	601a      	str	r2, [r3, #0]

    switch (mode) {
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	3b01      	subs	r3, #1
 80005ac:	2b03      	cmp	r3, #3
 80005ae:	d836      	bhi.n	800061e <Set_Audio_Mode+0xb2>
 80005b0:	a201      	add	r2, pc, #4	@ (adr r2, 80005b8 <Set_Audio_Mode+0x4c>)
 80005b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b6:	bf00      	nop
 80005b8:	080005c9 	.word	0x080005c9
 80005bc:	080005df 	.word	0x080005df
 80005c0:	080005f3 	.word	0x080005f3
 80005c4:	08000609 	.word	0x08000609
        case 1: // Delay
            app_filter_params.delay_enable = 1;
 80005c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            app_filter_params.delay_feedback = 0.6f;
 80005d0:	4b18      	ldr	r3, [pc, #96]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005d2:	4a19      	ldr	r2, [pc, #100]	@ (8000638 <Set_Audio_Mode+0xcc>)
 80005d4:	639a      	str	r2, [r3, #56]	@ 0x38
            app_filter_params.delay_mix = 0.4f;
 80005d6:	4b17      	ldr	r3, [pc, #92]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005d8:	4a18      	ldr	r2, [pc, #96]	@ (800063c <Set_Audio_Mode+0xd0>)
 80005da:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 80005dc:	e01f      	b.n	800061e <Set_Audio_Mode+0xb2>
        case 2: // Ring Mod
            app_filter_params.ring_mod_enable = 1;
 80005de:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	711a      	strb	r2, [r3, #4]
            app_filter_params.ring_mod_freq = 300.0f;
 80005e4:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005e6:	4a16      	ldr	r2, [pc, #88]	@ (8000640 <Set_Audio_Mode+0xd4>)
 80005e8:	609a      	str	r2, [r3, #8]
            app_filter_params.ring_mod_intensity = 0.4f;
 80005ea:	4b12      	ldr	r3, [pc, #72]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005ec:	4a13      	ldr	r2, [pc, #76]	@ (800063c <Set_Audio_Mode+0xd0>)
 80005ee:	60da      	str	r2, [r3, #12]
            break;
 80005f0:	e015      	b.n	800061e <Set_Audio_Mode+0xb2>
        case 3: // Auto Wah
            app_filter_params.wah_enable = 1;
 80005f2:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	f883 2020 	strb.w	r2, [r3, #32]
            app_filter_params.wah_sensitivity = 0.9f;
 80005fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000634 <Set_Audio_Mode+0xc8>)
 80005fc:	4a11      	ldr	r2, [pc, #68]	@ (8000644 <Set_Audio_Mode+0xd8>)
 80005fe:	625a      	str	r2, [r3, #36]	@ 0x24
            app_filter_params.wah_mix = 0.8f;
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000602:	4a11      	ldr	r2, [pc, #68]	@ (8000648 <Set_Audio_Mode+0xdc>)
 8000604:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8000606:	e00a      	b.n	800061e <Set_Audio_Mode+0xb2>
        case 4: // Bitcrusher
            app_filter_params.bitcrush_enable = 1;
 8000608:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <Set_Audio_Mode+0xc8>)
 800060a:	2201      	movs	r2, #1
 800060c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            app_filter_params.bitcrush_amount = 0.3f;
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000612:	4a0e      	ldr	r2, [pc, #56]	@ (800064c <Set_Audio_Mode+0xe0>)
 8000614:	631a      	str	r2, [r3, #48]	@ 0x30
            app_filter_params.master_volume = 1.1f;
 8000616:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000618:	4a0d      	ldr	r2, [pc, #52]	@ (8000650 <Set_Audio_Mode+0xe4>)
 800061a:	601a      	str	r2, [r3, #0]
            break;
 800061c:	bf00      	nop
    }
    Filter_Set_Params(&app_filter_params);
 800061e:	4805      	ldr	r0, [pc, #20]	@ (8000634 <Set_Audio_Mode+0xc8>)
 8000620:	f000 faf0 	bl	8000c04 <Filter_Set_Params>
    Update_LEDs(mode);
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ff64 	bl	80004f4 <Update_LEDs>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2000014c 	.word	0x2000014c
 8000638:	3f19999a 	.word	0x3f19999a
 800063c:	3ecccccd 	.word	0x3ecccccd
 8000640:	43960000 	.word	0x43960000
 8000644:	3f666666 	.word	0x3f666666
 8000648:	3f4ccccd 	.word	0x3f4ccccd
 800064c:	3e99999a 	.word	0x3e99999a
 8000650:	3f8ccccd 	.word	0x3f8ccccd

08000654 <App_Init>:

/* --- Uygulama Başlatma --- */
void App_Init(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    // 1. BSP Audio Init SİLİNDİ.
    // MAX98357'nin herhangi bir I2C init komutuna ihtiyacı yoktur.

    // 2. Filtre API'sini Baslat
    Filter_Init(&app_filter_params);
 8000658:	4808      	ldr	r0, [pc, #32]	@ (800067c <App_Init+0x28>)
 800065a:	f000 fa25 	bl	8000aa8 <Filter_Init>

    // 3. Audio Stream Hazirla ve DMA'yı başlat
    AudioStream_Init();
 800065e:	f000 f850 	bl	8000702 <AudioStream_Init>
    AudioStream_Start(); // <--- YENİ: DMA transferini doğrudan başlatıyoruz
 8000662:	f000 f855 	bl	8000710 <AudioStream_Start>

    // 4. Baslangic Modu
    current_audio_mode = 0;
 8000666:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <App_Init+0x2c>)
 8000668:	2200      	movs	r2, #0
 800066a:	701a      	strb	r2, [r3, #0]
    Set_Audio_Mode(current_audio_mode);
 800066c:	4b04      	ldr	r3, [pc, #16]	@ (8000680 <App_Init+0x2c>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff7b 	bl	800056c <Set_Audio_Mode>
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	2000014c 	.word	0x2000014c
 8000680:	2000018c 	.word	0x2000018c

08000684 <Check_Filter_Button>:

/* --- Buton ve Ana Döngü --- */
void Check_Filter_Button(void) {
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 8000688:	2101      	movs	r1, #1
 800068a:	4817      	ldr	r0, [pc, #92]	@ (80006e8 <Check_Filter_Button+0x64>)
 800068c:	f002 ff8a 	bl	80035a4 <HAL_GPIO_ReadPin>
 8000690:	4603      	mov	r3, r0
 8000692:	2b01      	cmp	r3, #1
 8000694:	d126      	bne.n	80006e4 <Check_Filter_Button+0x60>
        HAL_Delay(50);
 8000696:	2032      	movs	r0, #50	@ 0x32
 8000698:	f001 fee0 	bl	800245c <HAL_Delay>
        if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 800069c:	2101      	movs	r1, #1
 800069e:	4812      	ldr	r0, [pc, #72]	@ (80006e8 <Check_Filter_Button+0x64>)
 80006a0:	f002 ff80 	bl	80035a4 <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d11c      	bne.n	80006e4 <Check_Filter_Button+0x60>
            current_audio_mode++;
 80006aa:	4b10      	ldr	r3, [pc, #64]	@ (80006ec <Check_Filter_Button+0x68>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	3301      	adds	r3, #1
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b0e      	ldr	r3, [pc, #56]	@ (80006ec <Check_Filter_Button+0x68>)
 80006b4:	701a      	strb	r2, [r3, #0]
            if (current_audio_mode > 4) current_audio_mode = 0;
 80006b6:	4b0d      	ldr	r3, [pc, #52]	@ (80006ec <Check_Filter_Button+0x68>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b04      	cmp	r3, #4
 80006bc:	d902      	bls.n	80006c4 <Check_Filter_Button+0x40>
 80006be:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <Check_Filter_Button+0x68>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
            Set_Audio_Mode(current_audio_mode);
 80006c4:	4b09      	ldr	r3, [pc, #36]	@ (80006ec <Check_Filter_Button+0x68>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff4f 	bl	800056c <Set_Audio_Mode>
            while (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 80006ce:	e002      	b.n	80006d6 <Check_Filter_Button+0x52>
                HAL_Delay(10);
 80006d0:	200a      	movs	r0, #10
 80006d2:	f001 fec3 	bl	800245c <HAL_Delay>
            while (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 80006d6:	2101      	movs	r1, #1
 80006d8:	4803      	ldr	r0, [pc, #12]	@ (80006e8 <Check_Filter_Button+0x64>)
 80006da:	f002 ff63 	bl	80035a4 <HAL_GPIO_ReadPin>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d0f5      	beq.n	80006d0 <Check_Filter_Button+0x4c>
            }
        }
    }
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40020000 	.word	0x40020000
 80006ec:	2000018c 	.word	0x2000018c

080006f0 <App_Loop>:

void App_Loop(void) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
    Check_Filter_Button();
 80006f4:	f7ff ffc6 	bl	8000684 <Check_Filter_Button>
    HAL_Delay(10);
 80006f8:	200a      	movs	r0, #10
 80006fa:	f001 feaf 	bl	800245c <HAL_Delay>
}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}

08000702 <AudioStream_Init>:
// --- TX BUFFER ---
int16_t Audio_Tx_Buffer[TX_FULL_SAMPLES];

// --- DISARIYA ACILAN FONKSIYONLAR ---

void AudioStream_Init(void) {
 8000702:	b580      	push	{r7, lr}
 8000704:	af00      	add	r7, sp, #0
    AudioStream_Reset();
 8000706:	f000 f811 	bl	800072c <AudioStream_Reset>
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <AudioStream_Start>:

// YENİ: DMA'yı başlatan fonksiyon
void AudioStream_Start(void) {
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
    // Circular DMA başlat. TX_FULL_SAMPLES (veya array size) kadar veri gönder.
    HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*)Audio_Tx_Buffer, TX_FULL_SAMPLES);
 8000714:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000718:	4902      	ldr	r1, [pc, #8]	@ (8000724 <AudioStream_Start+0x14>)
 800071a:	4803      	ldr	r0, [pc, #12]	@ (8000728 <AudioStream_Start+0x18>)
 800071c:	f003 f9f8 	bl	8003b10 <HAL_I2S_Transmit_DMA>
}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2001019c 	.word	0x2001019c
 8000728:	20018620 	.word	0x20018620

0800072c <AudioStream_Reset>:

void AudioStream_Reset(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
    ring_write_ptr = 0;
 8000730:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <AudioStream_Reset+0x34>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
    ring_read_ptr = 0;
 8000736:	4b0b      	ldr	r3, [pc, #44]	@ (8000764 <AudioStream_Reset+0x38>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
    ring_available_bytes = 0;
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <AudioStream_Reset+0x3c>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
    memset(Audio_Tx_Buffer, 0, sizeof(Audio_Tx_Buffer));
 8000742:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000746:	2100      	movs	r1, #0
 8000748:	4808      	ldr	r0, [pc, #32]	@ (800076c <AudioStream_Reset+0x40>)
 800074a:	f009 fea7 	bl	800a49c <memset>
    memset(Ring_Buffer, 0, sizeof(Ring_Buffer));
 800074e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000752:	2100      	movs	r1, #0
 8000754:	4806      	ldr	r0, [pc, #24]	@ (8000770 <AudioStream_Reset+0x44>)
 8000756:	f009 fea1 	bl	800a49c <memset>
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20010190 	.word	0x20010190
 8000764:	20010194 	.word	0x20010194
 8000768:	20010198 	.word	0x20010198
 800076c:	2001019c 	.word	0x2001019c
 8000770:	20000190 	.word	0x20000190

08000774 <AudioStream_Write_USB_Packet>:

// USB'den gelen veriyi buraya atiyoruz
void AudioStream_Write_USB_Packet(uint8_t* pbuf, uint32_t len) {
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
    if ((ring_available_bytes + len) > RING_BUFFER_SIZE) {
 800077e:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <AudioStream_Write_USB_Packet+0x70>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	461a      	mov	r2, r3
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	4413      	add	r3, r2
 8000788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800078c:	d823      	bhi.n	80007d6 <AudioStream_Write_USB_Packet+0x62>
        return;
    }
    for (uint32_t i = 0; i < len; i++) {
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	e010      	b.n	80007b6 <AudioStream_Write_USB_Packet+0x42>
        Ring_Buffer[ring_write_ptr] = pbuf[i];
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	441a      	add	r2, r3
 800079a:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <AudioStream_Write_USB_Packet+0x74>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	7811      	ldrb	r1, [r2, #0]
 80007a0:	4a12      	ldr	r2, [pc, #72]	@ (80007ec <AudioStream_Write_USB_Packet+0x78>)
 80007a2:	54d1      	strb	r1, [r2, r3]
        ring_write_ptr = (ring_write_ptr + 1) % RING_BUFFER_SIZE;
 80007a4:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <AudioStream_Write_USB_Packet+0x74>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	3301      	adds	r3, #1
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	4a0e      	ldr	r2, [pc, #56]	@ (80007e8 <AudioStream_Write_USB_Packet+0x74>)
 80007ae:	6013      	str	r3, [r2, #0]
    for (uint32_t i = 0; i < len; i++) {
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	3301      	adds	r3, #1
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	68fa      	ldr	r2, [r7, #12]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d3ea      	bcc.n	8000794 <AudioStream_Write_USB_Packet+0x20>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007be:	b672      	cpsid	i
}
 80007c0:	bf00      	nop
    }
    __disable_irq();
    ring_available_bytes += len;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <AudioStream_Write_USB_Packet+0x70>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	461a      	mov	r2, r3
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	4413      	add	r3, r2
 80007cc:	461a      	mov	r2, r3
 80007ce:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <AudioStream_Write_USB_Packet+0x70>)
 80007d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007d2:	b662      	cpsie	i
}
 80007d4:	e000      	b.n	80007d8 <AudioStream_Write_USB_Packet+0x64>
        return;
 80007d6:	bf00      	nop
    __enable_irq();
}
 80007d8:	3714      	adds	r7, #20
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	20010198 	.word	0x20010198
 80007e8:	20010190 	.word	0x20010190
 80007ec:	20000190 	.word	0x20000190

080007f0 <AudioStream_Is_Ready_To_Play>:

uint8_t AudioStream_Is_Ready_To_Play(void) {
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
    if (ring_available_bytes >= TARGET_LEVEL) {
 80007f4:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <AudioStream_Is_Ready_To_Play+0x20>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80007fc:	db01      	blt.n	8000802 <AudioStream_Is_Ready_To_Play+0x12>
        return 1;
 80007fe:	2301      	movs	r3, #1
 8000800:	e000      	b.n	8000804 <AudioStream_Is_Ready_To_Play+0x14>
    }
    return 0;
 8000802:	2300      	movs	r3, #0
}
 8000804:	4618      	mov	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	20010198 	.word	0x20010198

08000814 <Process_Audio_Chunk>:

// --- AKILLI OKUMA VE DUZELTME (CORE LOGIC) ---
static void Process_Audio_Chunk(int16_t* pOutputBuffer, uint32_t n_samples) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
    uint32_t bytes_needed = n_samples * 2;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	613b      	str	r3, [r7, #16]

    // Drift Correction
    if (ring_available_bytes > (TARGET_LEVEL + DRIFT_THRESHOLD))
 8000824:	4b2f      	ldr	r3, [pc, #188]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	f5b3 4f08 	cmp.w	r3, #34816	@ 0x8800
 800082c:	dd0e      	ble.n	800084c <Process_Audio_Chunk+0x38>
    {
        ring_read_ptr = (ring_read_ptr + (AUDIO_CHANNELS * BYTES_PER_SAMPLE)) % RING_BUFFER_SIZE;
 800082e:	4b2e      	ldr	r3, [pc, #184]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	3304      	adds	r3, #4
 8000834:	b29b      	uxth	r3, r3
 8000836:	4a2c      	ldr	r2, [pc, #176]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 8000838:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800083a:	b672      	cpsid	i
}
 800083c:	bf00      	nop
        __disable_irq();
        ring_available_bytes -= (AUDIO_CHANNELS * BYTES_PER_SAMPLE);
 800083e:	4b29      	ldr	r3, [pc, #164]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	3b04      	subs	r3, #4
 8000844:	4a27      	ldr	r2, [pc, #156]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 8000846:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000848:	b662      	cpsie	i
}
 800084a:	e015      	b.n	8000878 <Process_Audio_Chunk+0x64>
        __enable_irq();
    }
    else if (ring_available_bytes < (TARGET_LEVEL - DRIFT_THRESHOLD))
 800084c:	4b25      	ldr	r3, [pc, #148]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f5b3 4ff0 	cmp.w	r3, #30720	@ 0x7800
 8000854:	da10      	bge.n	8000878 <Process_Audio_Chunk+0x64>
    {
        ring_read_ptr = (ring_read_ptr - (AUDIO_CHANNELS * BYTES_PER_SAMPLE) + RING_BUFFER_SIZE) % RING_BUFFER_SIZE;
 8000856:	4b24      	ldr	r3, [pc, #144]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800085e:	33fc      	adds	r3, #252	@ 0xfc
 8000860:	b29b      	uxth	r3, r3
 8000862:	4a21      	ldr	r2, [pc, #132]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 8000864:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000866:	b672      	cpsid	i
}
 8000868:	bf00      	nop
        __disable_irq();
        ring_available_bytes += (AUDIO_CHANNELS * BYTES_PER_SAMPLE);
 800086a:	4b1e      	ldr	r3, [pc, #120]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	3304      	adds	r3, #4
 8000870:	4a1c      	ldr	r2, [pc, #112]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 8000872:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000874:	b662      	cpsie	i
}
 8000876:	bf00      	nop
        __enable_irq();
    }

    // Kopyalama
    if (ring_available_bytes < bytes_needed) {
 8000878:	4b1a      	ldr	r3, [pc, #104]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	693b      	ldr	r3, [r7, #16]
 8000880:	4293      	cmp	r3, r2
 8000882:	d905      	bls.n	8000890 <Process_Audio_Chunk+0x7c>
        memset(pOutputBuffer, 0, bytes_needed);
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	2100      	movs	r1, #0
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f009 fe07 	bl	800a49c <memset>
        }
        __disable_irq();
        ring_available_bytes -= bytes_needed;
        __enable_irq();
    }
}
 800088e:	e025      	b.n	80008dc <Process_Audio_Chunk+0xc8>
        uint8_t* pOut8 = (uint8_t*)pOutputBuffer;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	60fb      	str	r3, [r7, #12]
        for (uint32_t i = 0; i < bytes_needed; i++) {
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]
 8000898:	e010      	b.n	80008bc <Process_Audio_Chunk+0xa8>
            pOut8[i] = Ring_Buffer[ring_read_ptr];
 800089a:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	68f9      	ldr	r1, [r7, #12]
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	440b      	add	r3, r1
 80008a4:	4911      	ldr	r1, [pc, #68]	@ (80008ec <Process_Audio_Chunk+0xd8>)
 80008a6:	5c8a      	ldrb	r2, [r1, r2]
 80008a8:	701a      	strb	r2, [r3, #0]
            ring_read_ptr = (ring_read_ptr + 1) % RING_BUFFER_SIZE;
 80008aa:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	3301      	adds	r3, #1
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	4a0d      	ldr	r2, [pc, #52]	@ (80008e8 <Process_Audio_Chunk+0xd4>)
 80008b4:	6013      	str	r3, [r2, #0]
        for (uint32_t i = 0; i < bytes_needed; i++) {
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	3301      	adds	r3, #1
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	697a      	ldr	r2, [r7, #20]
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d3ea      	bcc.n	800089a <Process_Audio_Chunk+0x86>
  __ASM volatile ("cpsid i" : : : "memory");
 80008c4:	b672      	cpsid	i
}
 80008c6:	bf00      	nop
        ring_available_bytes -= bytes_needed;
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	461a      	mov	r2, r3
 80008ce:	693b      	ldr	r3, [r7, #16]
 80008d0:	1ad3      	subs	r3, r2, r3
 80008d2:	461a      	mov	r2, r3
 80008d4:	4b03      	ldr	r3, [pc, #12]	@ (80008e4 <Process_Audio_Chunk+0xd0>)
 80008d6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80008d8:	b662      	cpsie	i
}
 80008da:	bf00      	nop
}
 80008dc:	bf00      	nop
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20010198 	.word	0x20010198
 80008e8:	20010194 	.word	0x20010194
 80008ec:	20000190 	.word	0x20000190

080008f0 <AudioStream_Process_Half_Transfer>:

void AudioStream_Process_Half_Transfer(void) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
    USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_HALF);
 80008f6:	2101      	movs	r1, #1
 80008f8:	4808      	ldr	r0, [pc, #32]	@ (800091c <AudioStream_Process_Half_Transfer+0x2c>)
 80008fa:	f007 fb9a 	bl	8008032 <USBD_AUDIO_Sync>
    int16_t* pSafeZone = &Audio_Tx_Buffer[0];
 80008fe:	4b08      	ldr	r3, [pc, #32]	@ (8000920 <AudioStream_Process_Half_Transfer+0x30>)
 8000900:	607b      	str	r3, [r7, #4]
    Process_Audio_Chunk(pSafeZone, TX_HALF_SAMPLES);
 8000902:	21c0      	movs	r1, #192	@ 0xc0
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff85 	bl	8000814 <Process_Audio_Chunk>
    Filter_Apply(pSafeZone, TX_HALF_SAMPLES);
 800090a:	21c0      	movs	r1, #192	@ 0xc0
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f000 fe83 	bl	8001618 <Filter_Apply>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	200187d0 	.word	0x200187d0
 8000920:	2001019c 	.word	0x2001019c

08000924 <AudioStream_Process_Full_Transfer>:

void AudioStream_Process_Full_Transfer(void) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
    USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_FULL);
 800092a:	2102      	movs	r1, #2
 800092c:	4808      	ldr	r0, [pc, #32]	@ (8000950 <AudioStream_Process_Full_Transfer+0x2c>)
 800092e:	f007 fb80 	bl	8008032 <USBD_AUDIO_Sync>
    int16_t* pSafeZone = &Audio_Tx_Buffer[TX_HALF_SAMPLES];
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <AudioStream_Process_Full_Transfer+0x30>)
 8000934:	607b      	str	r3, [r7, #4]
    Process_Audio_Chunk(pSafeZone, TX_HALF_SAMPLES);
 8000936:	21c0      	movs	r1, #192	@ 0xc0
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f7ff ff6b 	bl	8000814 <Process_Audio_Chunk>
    Filter_Apply(pSafeZone, TX_HALF_SAMPLES);
 800093e:	21c0      	movs	r1, #192	@ 0xc0
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f000 fe69 	bl	8001618 <Filter_Apply>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200187d0 	.word	0x200187d0
 8000954:	2001031c 	.word	0x2001031c

08000958 <HAL_I2S_TxHalfCpltCallback>:

/* --- YENİ EKLENEN HAL CALLBACKLERİ --- */
// BSP olmadığı için DMA kesmelerini biz yakalıyoruz

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
    // Hangi I2S hattını kullanıyorsanız kontrol edin (I2S2 -> SPI2)
    if(hi2s->Instance == SPI2) {
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a04      	ldr	r2, [pc, #16]	@ (8000978 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d101      	bne.n	800096e <HAL_I2S_TxHalfCpltCallback+0x16>
        AudioStream_Process_Half_Transfer();
 800096a:	f7ff ffc1 	bl	80008f0 <AudioStream_Process_Half_Transfer>
    }
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40003800 	.word	0x40003800

0800097c <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
    if(hi2s->Instance == SPI2) {
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a04      	ldr	r2, [pc, #16]	@ (800099c <HAL_I2S_TxCpltCallback+0x20>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d101      	bne.n	8000992 <HAL_I2S_TxCpltCallback+0x16>
        AudioStream_Process_Full_Transfer();
 800098e:	f7ff ffc9 	bl	8000924 <AudioStream_Process_Full_Transfer>
    }
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40003800 	.word	0x40003800

080009a0 <Calculate_LPF_Alpha>:
static int16_t delay_line[DELAY_BUFFER_SIZE];
static uint32_t delay_head = 0;

// --- YARDIMCI MATEMATIK ---

static float Calculate_LPF_Alpha(float cutoff_freq) {
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (cutoff_freq >= (SAMPLE_RATE / 2.0f)) return 1.0f;
 80009aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80009ae:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000a14 <Calculate_LPF_Alpha+0x74>
 80009b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ba:	db02      	blt.n	80009c2 <Calculate_LPF_Alpha+0x22>
 80009bc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80009c0:	e021      	b.n	8000a06 <Calculate_LPF_Alpha+0x66>
    if (cutoff_freq <= 0.0f) return 0.0f;
 80009c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80009c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80009ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ce:	d802      	bhi.n	80009d6 <Calculate_LPF_Alpha+0x36>
 80009d0:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8000a18 <Calculate_LPF_Alpha+0x78>
 80009d4:	e017      	b.n	8000a06 <Calculate_LPF_Alpha+0x66>
    float dt = 1.0f / SAMPLE_RATE;
 80009d6:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <Calculate_LPF_Alpha+0x7c>)
 80009d8:	60fb      	str	r3, [r7, #12]
    float rc = 1.0f / (2.0f * PI * cutoff_freq);
 80009da:	edd7 7a01 	vldr	s15, [r7, #4]
 80009de:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000a20 <Calculate_LPF_Alpha+0x80>
 80009e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80009ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009ee:	edc7 7a02 	vstr	s15, [r7, #8]
    return dt / (rc + dt);
 80009f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80009f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80009fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80009fe:	edd7 6a03 	vldr	s13, [r7, #12]
 8000a02:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8000a06:	eeb0 0a67 	vmov.f32	s0, s15
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	46bb8000 	.word	0x46bb8000
 8000a18:	00000000 	.word	0x00000000
 8000a1c:	37aec33e 	.word	0x37aec33e
 8000a20:	40c90fdb 	.word	0x40c90fdb

08000a24 <Calculate_HPF_Alpha>:

static float Calculate_HPF_Alpha(float cutoff_freq) {
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (cutoff_freq >= (SAMPLE_RATE / 2.0f)) return 0.0f;
 8000a2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a32:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000a98 <Calculate_HPF_Alpha+0x74>
 8000a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a3e:	db02      	blt.n	8000a46 <Calculate_HPF_Alpha+0x22>
 8000a40:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8000a9c <Calculate_HPF_Alpha+0x78>
 8000a44:	e021      	b.n	8000a8a <Calculate_HPF_Alpha+0x66>
    if (cutoff_freq <= 0.0f) return 1.0f;
 8000a46:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a52:	d802      	bhi.n	8000a5a <Calculate_HPF_Alpha+0x36>
 8000a54:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000a58:	e017      	b.n	8000a8a <Calculate_HPF_Alpha+0x66>
    float dt = 1.0f / SAMPLE_RATE;
 8000a5a:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <Calculate_HPF_Alpha+0x7c>)
 8000a5c:	60fb      	str	r3, [r7, #12]
    float rc = 1.0f / (2.0f * PI * cutoff_freq);
 8000a5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a62:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000aa4 <Calculate_HPF_Alpha+0x80>
 8000a66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a72:	edc7 7a02 	vstr	s15, [r7, #8]
    return rc / (rc + dt);
 8000a76:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a82:	edd7 6a02 	vldr	s13, [r7, #8]
 8000a86:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8000a8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	46bb8000 	.word	0x46bb8000
 8000a9c:	00000000 	.word	0x00000000
 8000aa0:	37aec33e 	.word	0x37aec33e
 8000aa4:	40c90fdb 	.word	0x40c90fdb

08000aa8 <Filter_Init>:

// --- INIT & SET PARAMS ---

void Filter_Init(filter_params_t *initial_params) {
 8000aa8:	b5b0      	push	{r4, r5, r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
    if (initial_params != NULL) {
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d00e      	beq.n	8000ad4 <Filter_Init+0x2c>
        current_params = *initial_params;
 8000ab6:	4a40      	ldr	r2, [pc, #256]	@ (8000bb8 <Filter_Init+0x110>)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4614      	mov	r4, r2
 8000abc:	461d      	mov	r5, r3
 8000abe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ac0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ac2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ac4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ac6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ac8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aca:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ace:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000ad2:	e018      	b.n	8000b06 <Filter_Init+0x5e>
    } else {
        current_params.master_volume = 1.0f;
 8000ad4:	4b38      	ldr	r3, [pc, #224]	@ (8000bb8 <Filter_Init+0x110>)
 8000ad6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000ada:	601a      	str	r2, [r3, #0]
        current_params.ring_mod_enable = 0;
 8000adc:	4b36      	ldr	r3, [pc, #216]	@ (8000bb8 <Filter_Init+0x110>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	711a      	strb	r2, [r3, #4]
        current_params.lpf_enable = 0;
 8000ae2:	4b35      	ldr	r3, [pc, #212]	@ (8000bb8 <Filter_Init+0x110>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	741a      	strb	r2, [r3, #16]
        current_params.hpf_enable = 0;
 8000ae8:	4b33      	ldr	r3, [pc, #204]	@ (8000bb8 <Filter_Init+0x110>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	761a      	strb	r2, [r3, #24]
        current_params.wah_enable = 0;
 8000aee:	4b32      	ldr	r3, [pc, #200]	@ (8000bb8 <Filter_Init+0x110>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2020 	strb.w	r2, [r3, #32]
        current_params.bitcrush_enable = 0;
 8000af6:	4b30      	ldr	r3, [pc, #192]	@ (8000bb8 <Filter_Init+0x110>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        current_params.delay_enable = 0;
 8000afe:	4b2e      	ldr	r3, [pc, #184]	@ (8000bb8 <Filter_Init+0x110>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    // State Sifirlama
    carrier_phase = 0.0f;
 8000b06:	4b2d      	ldr	r3, [pc, #180]	@ (8000bbc <Filter_Init+0x114>)
 8000b08:	f04f 0200 	mov.w	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
    lpf_prev_out_L = 0.0f; lpf_prev_out_R = 0.0f;
 8000b0e:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc0 <Filter_Init+0x118>)
 8000b10:	f04f 0200 	mov.w	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc4 <Filter_Init+0x11c>)
 8000b18:	f04f 0200 	mov.w	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
    hpf_prev_in_L = 0.0f; hpf_prev_in_R = 0.0f;
 8000b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc8 <Filter_Init+0x120>)
 8000b20:	f04f 0200 	mov.w	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	4b29      	ldr	r3, [pc, #164]	@ (8000bcc <Filter_Init+0x124>)
 8000b28:	f04f 0200 	mov.w	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
    hpf_prev_out_L = 0.0f; hpf_prev_out_R = 0.0f;
 8000b2e:	4b28      	ldr	r3, [pc, #160]	@ (8000bd0 <Filter_Init+0x128>)
 8000b30:	f04f 0200 	mov.w	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	4b27      	ldr	r3, [pc, #156]	@ (8000bd4 <Filter_Init+0x12c>)
 8000b38:	f04f 0200 	mov.w	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
    env_level_L = 0.0f; env_level_R = 0.0f;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <Filter_Init+0x130>)
 8000b40:	f04f 0200 	mov.w	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	4b25      	ldr	r3, [pc, #148]	@ (8000bdc <Filter_Init+0x134>)
 8000b48:	f04f 0200 	mov.w	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
    svf_low_L = 0.0f; svf_band_L = 0.0f;
 8000b4e:	4b24      	ldr	r3, [pc, #144]	@ (8000be0 <Filter_Init+0x138>)
 8000b50:	f04f 0200 	mov.w	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	4b23      	ldr	r3, [pc, #140]	@ (8000be4 <Filter_Init+0x13c>)
 8000b58:	f04f 0200 	mov.w	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
    svf_low_R = 0.0f; svf_band_R = 0.0f;
 8000b5e:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <Filter_Init+0x140>)
 8000b60:	f04f 0200 	mov.w	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <Filter_Init+0x144>)
 8000b68:	f04f 0200 	mov.w	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
    crush_hold_L = 0.0f; crush_hold_R = 0.0f;
 8000b6e:	4b20      	ldr	r3, [pc, #128]	@ (8000bf0 <Filter_Init+0x148>)
 8000b70:	f04f 0200 	mov.w	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf4 <Filter_Init+0x14c>)
 8000b78:	f04f 0200 	mov.w	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
    crush_counter = 0;
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <Filter_Init+0x150>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]

    // Delay hatti sifirlama
    for(int i = 0; i < DELAY_BUFFER_SIZE; i++) delay_line[i] = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	e007      	b.n	8000b9a <Filter_Init+0xf2>
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <Filter_Init+0x154>)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	2100      	movs	r1, #0
 8000b90:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	3301      	adds	r3, #1
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000ba0:	dbf3      	blt.n	8000b8a <Filter_Init+0xe2>
    delay_head = 0;
 8000ba2:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <Filter_Init+0x158>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]

    Filter_Set_Params(&current_params);
 8000ba8:	4803      	ldr	r0, [pc, #12]	@ (8000bb8 <Filter_Init+0x110>)
 8000baa:	f000 f82b 	bl	8000c04 <Filter_Set_Params>
}
 8000bae:	bf00      	nop
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bdb0      	pop	{r4, r5, r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	2001049c 	.word	0x2001049c
 8000bbc:	200104dc 	.word	0x200104dc
 8000bc0:	200104e4 	.word	0x200104e4
 8000bc4:	200104e8 	.word	0x200104e8
 8000bc8:	200104ec 	.word	0x200104ec
 8000bcc:	200104f0 	.word	0x200104f0
 8000bd0:	200104f4 	.word	0x200104f4
 8000bd4:	200104f8 	.word	0x200104f8
 8000bd8:	20010500 	.word	0x20010500
 8000bdc:	20010504 	.word	0x20010504
 8000be0:	20010508 	.word	0x20010508
 8000be4:	2001050c 	.word	0x2001050c
 8000be8:	20010510 	.word	0x20010510
 8000bec:	20010514 	.word	0x20010514
 8000bf0:	20010518 	.word	0x20010518
 8000bf4:	2001051c 	.word	0x2001051c
 8000bf8:	20010520 	.word	0x20010520
 8000bfc:	20010524 	.word	0x20010524
 8000c00:	20018524 	.word	0x20018524

08000c04 <Filter_Set_Params>:

void Filter_Set_Params(filter_params_t *new_params) {
 8000c04:	b5b0      	push	{r4, r5, r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
    current_params = *new_params;
 8000c0c:	4a24      	ldr	r2, [pc, #144]	@ (8000ca0 <Filter_Set_Params+0x9c>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4614      	mov	r4, r2
 8000c12:	461d      	mov	r5, r3
 8000c14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c20:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    carrier_increment = (2.0f * PI * current_params.ring_mod_freq) / SAMPLE_RATE;
 8000c28:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca0 <Filter_Set_Params+0x9c>)
 8000c2a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000c2e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000ca4 <Filter_Set_Params+0xa0>
 8000c32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c36:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8000ca8 <Filter_Set_Params+0xa4>
 8000c3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cac <Filter_Set_Params+0xa8>)
 8000c40:	edc3 7a00 	vstr	s15, [r3]

    if (current_params.lpf_enable) lpf_alpha = Calculate_LPF_Alpha(current_params.lpf_cutoff_freq);
 8000c44:	4b16      	ldr	r3, [pc, #88]	@ (8000ca0 <Filter_Set_Params+0x9c>)
 8000c46:	7c1b      	ldrb	r3, [r3, #16]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d00c      	beq.n	8000c66 <Filter_Set_Params+0x62>
 8000c4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ca0 <Filter_Set_Params+0x9c>)
 8000c4e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000c52:	eeb0 0a67 	vmov.f32	s0, s15
 8000c56:	f7ff fea3 	bl	80009a0 <Calculate_LPF_Alpha>
 8000c5a:	eef0 7a40 	vmov.f32	s15, s0
 8000c5e:	4b14      	ldr	r3, [pc, #80]	@ (8000cb0 <Filter_Set_Params+0xac>)
 8000c60:	edc3 7a00 	vstr	s15, [r3]
 8000c64:	e003      	b.n	8000c6e <Filter_Set_Params+0x6a>
    else lpf_alpha = 1.0f;
 8000c66:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <Filter_Set_Params+0xac>)
 8000c68:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000c6c:	601a      	str	r2, [r3, #0]

    if (current_params.hpf_enable) hpf_alpha = Calculate_HPF_Alpha(current_params.hpf_cutoff_freq);
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <Filter_Set_Params+0x9c>)
 8000c70:	7e1b      	ldrb	r3, [r3, #24]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d00c      	beq.n	8000c90 <Filter_Set_Params+0x8c>
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <Filter_Set_Params+0x9c>)
 8000c78:	edd3 7a07 	vldr	s15, [r3, #28]
 8000c7c:	eeb0 0a67 	vmov.f32	s0, s15
 8000c80:	f7ff fed0 	bl	8000a24 <Calculate_HPF_Alpha>
 8000c84:	eef0 7a40 	vmov.f32	s15, s0
 8000c88:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb4 <Filter_Set_Params+0xb0>)
 8000c8a:	edc3 7a00 	vstr	s15, [r3]
    else hpf_alpha = 1.0f;
}
 8000c8e:	e003      	b.n	8000c98 <Filter_Set_Params+0x94>
    else hpf_alpha = 1.0f;
 8000c90:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <Filter_Set_Params+0xb0>)
 8000c92:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000c96:	601a      	str	r2, [r3, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000ca0:	2001049c 	.word	0x2001049c
 8000ca4:	40c90fdb 	.word	0x40c90fdb
 8000ca8:	473b8000 	.word	0x473b8000
 8000cac:	200104e0 	.word	0x200104e0
 8000cb0:	20000000 	.word	0x20000000
 8000cb4:	200104fc 	.word	0x200104fc

08000cb8 <Apply_RingModulator>:

// --- EFEKT FONKSIYONLARI ---

static void Apply_RingModulator(float *sample_L, float *sample_R) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
    if (!current_params.ring_mod_enable) return;
 8000cc2:	4b39      	ldr	r3, [pc, #228]	@ (8000da8 <Apply_RingModulator+0xf0>)
 8000cc4:	791b      	ldrb	r3, [r3, #4]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d06a      	beq.n	8000da0 <Apply_RingModulator+0xe8>
    float carrier = sinf(carrier_phase);
 8000cca:	4b38      	ldr	r3, [pc, #224]	@ (8000dac <Apply_RingModulator+0xf4>)
 8000ccc:	edd3 7a00 	vldr	s15, [r3]
 8000cd0:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd4:	f009 fc0e 	bl	800a4f4 <sinf>
 8000cd8:	ed87 0a05 	vstr	s0, [r7, #20]
    carrier_phase += carrier_increment;
 8000cdc:	4b33      	ldr	r3, [pc, #204]	@ (8000dac <Apply_RingModulator+0xf4>)
 8000cde:	ed93 7a00 	vldr	s14, [r3]
 8000ce2:	4b33      	ldr	r3, [pc, #204]	@ (8000db0 <Apply_RingModulator+0xf8>)
 8000ce4:	edd3 7a00 	vldr	s15, [r3]
 8000ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cec:	4b2f      	ldr	r3, [pc, #188]	@ (8000dac <Apply_RingModulator+0xf4>)
 8000cee:	edc3 7a00 	vstr	s15, [r3]
    if (carrier_phase >= 2.0f * PI) carrier_phase -= 2.0f * PI;
 8000cf2:	4b2e      	ldr	r3, [pc, #184]	@ (8000dac <Apply_RingModulator+0xf4>)
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8000db4 <Apply_RingModulator+0xfc>
 8000cfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d04:	db09      	blt.n	8000d1a <Apply_RingModulator+0x62>
 8000d06:	4b29      	ldr	r3, [pc, #164]	@ (8000dac <Apply_RingModulator+0xf4>)
 8000d08:	edd3 7a00 	vldr	s15, [r3]
 8000d0c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000db4 <Apply_RingModulator+0xfc>
 8000d10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d14:	4b25      	ldr	r3, [pc, #148]	@ (8000dac <Apply_RingModulator+0xf4>)
 8000d16:	edc3 7a00 	vstr	s15, [r3]
    float wet_L = (*sample_L) * carrier;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	edd3 7a00 	vldr	s15, [r3]
 8000d20:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d28:	edc7 7a04 	vstr	s15, [r7, #16]
    float wet_R = (*sample_R) * carrier;
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	edd3 7a00 	vldr	s15, [r3]
 8000d32:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d3a:	edc7 7a03 	vstr	s15, [r7, #12]
    *sample_L = (*sample_L) * (1.0f - current_params.ring_mod_intensity) + wet_L * current_params.ring_mod_intensity;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	ed93 7a00 	vldr	s14, [r3]
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <Apply_RingModulator+0xf0>)
 8000d46:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d4e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d56:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <Apply_RingModulator+0xf0>)
 8000d58:	edd3 6a03 	vldr	s13, [r3, #12]
 8000d5c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = (*sample_R) * (1.0f - current_params.ring_mod_intensity) + wet_R * current_params.ring_mod_intensity;
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	ed93 7a00 	vldr	s14, [r3]
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <Apply_RingModulator+0xf0>)
 8000d76:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d7e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <Apply_RingModulator+0xf0>)
 8000d88:	edd3 6a03 	vldr	s13, [r3, #12]
 8000d8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	edc3 7a00 	vstr	s15, [r3]
 8000d9e:	e000      	b.n	8000da2 <Apply_RingModulator+0xea>
    if (!current_params.ring_mod_enable) return;
 8000da0:	bf00      	nop
}
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	2001049c 	.word	0x2001049c
 8000dac:	200104dc 	.word	0x200104dc
 8000db0:	200104e0 	.word	0x200104e0
 8000db4:	40c90fdb 	.word	0x40c90fdb

08000db8 <Apply_LPF>:

static void Apply_LPF(float *sample_L, float *sample_R) {
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
    if (!current_params.lpf_enable) return;
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e3c <Apply_LPF+0x84>)
 8000dc4:	7c1b      	ldrb	r3, [r3, #16]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d032      	beq.n	8000e30 <Apply_LPF+0x78>
    *sample_L = lpf_prev_out_L + lpf_alpha * ((*sample_L) - lpf_prev_out_L);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	ed93 7a00 	vldr	s14, [r3]
 8000dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <Apply_LPF+0x88>)
 8000dd2:	edd3 7a00 	vldr	s15, [r3]
 8000dd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dda:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <Apply_LPF+0x8c>)
 8000ddc:	edd3 7a00 	vldr	s15, [r3]
 8000de0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000de4:	4b16      	ldr	r3, [pc, #88]	@ (8000e40 <Apply_LPF+0x88>)
 8000de6:	edd3 7a00 	vldr	s15, [r3]
 8000dea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = lpf_prev_out_R + lpf_alpha * ((*sample_R) - lpf_prev_out_R);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	ed93 7a00 	vldr	s14, [r3]
 8000dfa:	4b13      	ldr	r3, [pc, #76]	@ (8000e48 <Apply_LPF+0x90>)
 8000dfc:	edd3 7a00 	vldr	s15, [r3]
 8000e00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <Apply_LPF+0x8c>)
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <Apply_LPF+0x90>)
 8000e10:	edd3 7a00 	vldr	s15, [r3]
 8000e14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	edc3 7a00 	vstr	s15, [r3]
    lpf_prev_out_L = *sample_L; lpf_prev_out_R = *sample_R;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a07      	ldr	r2, [pc, #28]	@ (8000e40 <Apply_LPF+0x88>)
 8000e24:	6013      	str	r3, [r2, #0]
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a07      	ldr	r2, [pc, #28]	@ (8000e48 <Apply_LPF+0x90>)
 8000e2c:	6013      	str	r3, [r2, #0]
 8000e2e:	e000      	b.n	8000e32 <Apply_LPF+0x7a>
    if (!current_params.lpf_enable) return;
 8000e30:	bf00      	nop
}
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	2001049c 	.word	0x2001049c
 8000e40:	200104e4 	.word	0x200104e4
 8000e44:	20000000 	.word	0x20000000
 8000e48:	200104e8 	.word	0x200104e8

08000e4c <Apply_HPF>:

static void Apply_HPF(float *sample_L, float *sample_R) {
 8000e4c:	b480      	push	{r7}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
    if (!current_params.hpf_enable) return;
 8000e56:	4b24      	ldr	r3, [pc, #144]	@ (8000ee8 <Apply_HPF+0x9c>)
 8000e58:	7e1b      	ldrb	r3, [r3, #24]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d03e      	beq.n	8000edc <Apply_HPF+0x90>
    float in_L = *sample_L; float in_R = *sample_R;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	613b      	str	r3, [r7, #16]
    float out_L = hpf_alpha * (hpf_prev_out_L + in_L - hpf_prev_in_L);
 8000e6a:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <Apply_HPF+0xa0>)
 8000e6c:	ed93 7a00 	vldr	s14, [r3]
 8000e70:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e78:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef0 <Apply_HPF+0xa4>)
 8000e7a:	edd3 7a00 	vldr	s15, [r3]
 8000e7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef4 <Apply_HPF+0xa8>)
 8000e84:	edd3 7a00 	vldr	s15, [r3]
 8000e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e8c:	edc7 7a03 	vstr	s15, [r7, #12]
    float out_R = hpf_alpha * (hpf_prev_out_R + in_R - hpf_prev_in_R);
 8000e90:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <Apply_HPF+0xac>)
 8000e92:	ed93 7a00 	vldr	s14, [r3]
 8000e96:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e9e:	4b17      	ldr	r3, [pc, #92]	@ (8000efc <Apply_HPF+0xb0>)
 8000ea0:	edd3 7a00 	vldr	s15, [r3]
 8000ea4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <Apply_HPF+0xa8>)
 8000eaa:	edd3 7a00 	vldr	s15, [r3]
 8000eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb2:	edc7 7a02 	vstr	s15, [r7, #8]
    hpf_prev_in_L = in_L; hpf_prev_in_R = in_R;
 8000eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef0 <Apply_HPF+0xa4>)
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8000efc <Apply_HPF+0xb0>)
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	6013      	str	r3, [r2, #0]
    hpf_prev_out_L = out_L; hpf_prev_out_R = out_R;
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <Apply_HPF+0xa0>)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef8 <Apply_HPF+0xac>)
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	6013      	str	r3, [r2, #0]
    *sample_L = out_L; *sample_R = out_R;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	e000      	b.n	8000ede <Apply_HPF+0x92>
    if (!current_params.hpf_enable) return;
 8000edc:	bf00      	nop
}
 8000ede:	371c      	adds	r7, #28
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	2001049c 	.word	0x2001049c
 8000eec:	200104f4 	.word	0x200104f4
 8000ef0:	200104ec 	.word	0x200104ec
 8000ef4:	200104fc 	.word	0x200104fc
 8000ef8:	200104f8 	.word	0x200104f8
 8000efc:	200104f0 	.word	0x200104f0

08000f00 <Apply_AutoWah>:

#define WAH_MAKEUP_GAIN  4.0f
static void Apply_AutoWah(float *sample_L, float *sample_R) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b090      	sub	sp, #64	@ 0x40
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
    // 1. Wah kapalıysa işlem yapmadan çık
    if (!current_params.wah_enable) {
 8000f0a:	4bd2      	ldr	r3, [pc, #840]	@ (8001254 <Apply_AutoWah+0x354>)
 8000f0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	f000 819b 	beq.w	800124c <Apply_AutoWah+0x34c>
        return;
    }

    // Orijinal (Clean) sinyalleri sakla
    float clean_L = *sample_L;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	637b      	str	r3, [r7, #52]	@ 0x34
    float clean_R = *sample_R;
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	633b      	str	r3, [r7, #48]	@ 0x30

    // --- ENVELOPE FOLLOWER (Zarf Takipçisi) ---
    // Giriş sinyalinin mutlak değerini (genliğini) al
    float input_abs_L = fabsf(*sample_L);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	edd3 7a00 	vldr	s15, [r3]
 8000f28:	eef0 7ae7 	vabs.f32	s15, s15
 8000f2c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float input_abs_R = fabsf(*sample_R);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	edd3 7a00 	vldr	s15, [r3]
 8000f36:	eef0 7ae7 	vabs.f32	s15, s15
 8000f3a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // Sol Kanal Envelope
    if (input_abs_L > env_level_L) {
 8000f3e:	4bc6      	ldr	r3, [pc, #792]	@ (8001258 <Apply_AutoWah+0x358>)
 8000f40:	edd3 7a00 	vldr	s15, [r3]
 8000f44:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f50:	dd12      	ble.n	8000f78 <Apply_AutoWah+0x78>
        env_level_L = WAH_ATTACK * input_abs_L + (1.0f - WAH_ATTACK) * env_level_L;
 8000f52:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f56:	ed9f 7ac1 	vldr	s14, [pc, #772]	@ 800125c <Apply_AutoWah+0x35c>
 8000f5a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f5e:	4bbe      	ldr	r3, [pc, #760]	@ (8001258 <Apply_AutoWah+0x358>)
 8000f60:	edd3 7a00 	vldr	s15, [r3]
 8000f64:	eddf 6abe 	vldr	s13, [pc, #760]	@ 8001260 <Apply_AutoWah+0x360>
 8000f68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f70:	4bb9      	ldr	r3, [pc, #740]	@ (8001258 <Apply_AutoWah+0x358>)
 8000f72:	edc3 7a00 	vstr	s15, [r3]
 8000f76:	e011      	b.n	8000f9c <Apply_AutoWah+0x9c>
    } else {
        env_level_L = WAH_RELEASE * input_abs_L + (1.0f - WAH_RELEASE) * env_level_L;
 8000f78:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f7c:	ed9f 7ab9 	vldr	s14, [pc, #740]	@ 8001264 <Apply_AutoWah+0x364>
 8000f80:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f84:	4bb4      	ldr	r3, [pc, #720]	@ (8001258 <Apply_AutoWah+0x358>)
 8000f86:	edd3 7a00 	vldr	s15, [r3]
 8000f8a:	eddf 6ab7 	vldr	s13, [pc, #732]	@ 8001268 <Apply_AutoWah+0x368>
 8000f8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f96:	4bb0      	ldr	r3, [pc, #704]	@ (8001258 <Apply_AutoWah+0x358>)
 8000f98:	edc3 7a00 	vstr	s15, [r3]
    }

    // Sağ Kanal Envelope
    if (input_abs_R > env_level_R) {
 8000f9c:	4bb3      	ldr	r3, [pc, #716]	@ (800126c <Apply_AutoWah+0x36c>)
 8000f9e:	edd3 7a00 	vldr	s15, [r3]
 8000fa2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000fa6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fae:	dd12      	ble.n	8000fd6 <Apply_AutoWah+0xd6>
        env_level_R = WAH_ATTACK * input_abs_R + (1.0f - WAH_ATTACK) * env_level_R;
 8000fb0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fb4:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 800125c <Apply_AutoWah+0x35c>
 8000fb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fbc:	4bab      	ldr	r3, [pc, #684]	@ (800126c <Apply_AutoWah+0x36c>)
 8000fbe:	edd3 7a00 	vldr	s15, [r3]
 8000fc2:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8001260 <Apply_AutoWah+0x360>
 8000fc6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fce:	4ba7      	ldr	r3, [pc, #668]	@ (800126c <Apply_AutoWah+0x36c>)
 8000fd0:	edc3 7a00 	vstr	s15, [r3]
 8000fd4:	e011      	b.n	8000ffa <Apply_AutoWah+0xfa>
    } else {
        env_level_R = WAH_RELEASE * input_abs_R + (1.0f - WAH_RELEASE) * env_level_R;
 8000fd6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fda:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8001264 <Apply_AutoWah+0x364>
 8000fde:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fe2:	4ba2      	ldr	r3, [pc, #648]	@ (800126c <Apply_AutoWah+0x36c>)
 8000fe4:	edd3 7a00 	vldr	s15, [r3]
 8000fe8:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8001268 <Apply_AutoWah+0x368>
 8000fec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000ff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff4:	4b9d      	ldr	r3, [pc, #628]	@ (800126c <Apply_AutoWah+0x36c>)
 8000ff6:	edc3 7a00 	vstr	s15, [r3]
    }

    // --- FREKANS MODÜLASYONU ---
    // Envelope değerini 0.0 - 1.0 arasına normalize etmeye çalışıyoruz.
    // NOT: 10000.0f değeri giriş sinyalinizin genliğine (int16 veya float) göre değişebilir.
    float mod_L = (env_level_L / 10000.0f) * current_params.wah_sensitivity;
 8000ffa:	4b97      	ldr	r3, [pc, #604]	@ (8001258 <Apply_AutoWah+0x358>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8001270 <Apply_AutoWah+0x370>
 8001004:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001008:	4b92      	ldr	r3, [pc, #584]	@ (8001254 <Apply_AutoWah+0x354>)
 800100a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800100e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001012:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float mod_R = (env_level_R / 10000.0f) * current_params.wah_sensitivity;
 8001016:	4b95      	ldr	r3, [pc, #596]	@ (800126c <Apply_AutoWah+0x36c>)
 8001018:	edd3 7a00 	vldr	s15, [r3]
 800101c:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8001270 <Apply_AutoWah+0x370>
 8001020:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001024:	4b8b      	ldr	r3, [pc, #556]	@ (8001254 <Apply_AutoWah+0x354>)
 8001026:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800102a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Sınırlandırma (Clamping) - Derleyici uyarısının olduğu yer burasıydı
    if (mod_L > 1.0f) { mod_L = 1.0f; }
 8001032:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001036:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800103a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800103e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001042:	dd02      	ble.n	800104a <Apply_AutoWah+0x14a>
 8001044:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001048:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (mod_L < 0.0f) { mod_L = 0.0f; }
 800104a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	d502      	bpl.n	800105e <Apply_AutoWah+0x15e>
 8001058:	f04f 0300 	mov.w	r3, #0
 800105c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (mod_R > 1.0f) { mod_R = 1.0f; }
 800105e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001062:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800106a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106e:	dd02      	ble.n	8001076 <Apply_AutoWah+0x176>
 8001070:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001074:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (mod_R < 0.0f) { mod_R = 0.0f; }
 8001076:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800107a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800107e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001082:	d502      	bpl.n	800108a <Apply_AutoWah+0x18a>
 8001084:	f04f 0300 	mov.w	r3, #0
 8001088:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Modülasyonu frekans aralığına eşle
    float current_cutoff_L = WAH_MIN_FREQ + (WAH_MAX_FREQ - WAH_MIN_FREQ) * mod_L;
 800108a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800108e:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001274 <Apply_AutoWah+0x374>
 8001092:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001096:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001278 <Apply_AutoWah+0x378>
 800109a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800109e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float current_cutoff_R = WAH_MIN_FREQ + (WAH_MAX_FREQ - WAH_MIN_FREQ) * mod_R;
 80010a2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80010a6:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001274 <Apply_AutoWah+0x374>
 80010aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ae:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001278 <Apply_AutoWah+0x378>
 80010b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010b6:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- STATE VARIABLE FILTER (SVF) HESAPLAMASI ---
    // Chamberlin SVF Formülü
    // f = 2 * sin(pi * Fc / Fs)
    float f_L = 2.0f * sinf(PI * current_cutoff_L / SAMPLE_RATE);
 80010ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80010be:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800127c <Apply_AutoWah+0x37c>
 80010c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c6:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8001280 <Apply_AutoWah+0x380>
 80010ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010ce:	eeb0 0a47 	vmov.f32	s0, s14
 80010d2:	f009 fa0f 	bl	800a4f4 <sinf>
 80010d6:	eef0 7a40 	vmov.f32	s15, s0
 80010da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010de:	edc7 7a07 	vstr	s15, [r7, #28]
    float f_R = 2.0f * sinf(PI * current_cutoff_R / SAMPLE_RATE);
 80010e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80010e6:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800127c <Apply_AutoWah+0x37c>
 80010ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ee:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001280 <Apply_AutoWah+0x380>
 80010f2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010f6:	eeb0 0a47 	vmov.f32	s0, s14
 80010fa:	f009 f9fb 	bl	800a4f4 <sinf>
 80010fe:	eef0 7a40 	vmov.f32	s15, s0
 8001102:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001106:	edc7 7a06 	vstr	s15, [r7, #24]

    // Sol Kanal Filtre İşlemi
    svf_low_L += f_L * svf_band_L;
 800110a:	4b5e      	ldr	r3, [pc, #376]	@ (8001284 <Apply_AutoWah+0x384>)
 800110c:	ed93 7a00 	vldr	s14, [r3]
 8001110:	edd7 7a07 	vldr	s15, [r7, #28]
 8001114:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001118:	4b5b      	ldr	r3, [pc, #364]	@ (8001288 <Apply_AutoWah+0x388>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001122:	4b59      	ldr	r3, [pc, #356]	@ (8001288 <Apply_AutoWah+0x388>)
 8001124:	edc3 7a00 	vstr	s15, [r3]
    float high_L = (*sample_L) - svf_low_L - (WAH_Q_FACTOR * svf_band_L);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	ed93 7a00 	vldr	s14, [r3]
 800112e:	4b56      	ldr	r3, [pc, #344]	@ (8001288 <Apply_AutoWah+0x388>)
 8001130:	edd3 7a00 	vldr	s15, [r3]
 8001134:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001138:	4b52      	ldr	r3, [pc, #328]	@ (8001284 <Apply_AutoWah+0x384>)
 800113a:	edd3 7a00 	vldr	s15, [r3]
 800113e:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800128c <Apply_AutoWah+0x38c>
 8001142:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800114a:	edc7 7a05 	vstr	s15, [r7, #20]
    svf_band_L += f_L * high_L;
 800114e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001152:	edd7 7a05 	vldr	s15, [r7, #20]
 8001156:	ee27 7a27 	vmul.f32	s14, s14, s15
 800115a:	4b4a      	ldr	r3, [pc, #296]	@ (8001284 <Apply_AutoWah+0x384>)
 800115c:	edd3 7a00 	vldr	s15, [r3]
 8001160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001164:	4b47      	ldr	r3, [pc, #284]	@ (8001284 <Apply_AutoWah+0x384>)
 8001166:	edc3 7a00 	vstr	s15, [r3]

    // Sağ Kanal Filtre İşlemi
    svf_low_R += f_R * svf_band_R;
 800116a:	4b49      	ldr	r3, [pc, #292]	@ (8001290 <Apply_AutoWah+0x390>)
 800116c:	ed93 7a00 	vldr	s14, [r3]
 8001170:	edd7 7a06 	vldr	s15, [r7, #24]
 8001174:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001178:	4b46      	ldr	r3, [pc, #280]	@ (8001294 <Apply_AutoWah+0x394>)
 800117a:	edd3 7a00 	vldr	s15, [r3]
 800117e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001182:	4b44      	ldr	r3, [pc, #272]	@ (8001294 <Apply_AutoWah+0x394>)
 8001184:	edc3 7a00 	vstr	s15, [r3]
    float high_R = (*sample_R) - svf_low_R - (WAH_Q_FACTOR * svf_band_R);
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	ed93 7a00 	vldr	s14, [r3]
 800118e:	4b41      	ldr	r3, [pc, #260]	@ (8001294 <Apply_AutoWah+0x394>)
 8001190:	edd3 7a00 	vldr	s15, [r3]
 8001194:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001198:	4b3d      	ldr	r3, [pc, #244]	@ (8001290 <Apply_AutoWah+0x390>)
 800119a:	edd3 7a00 	vldr	s15, [r3]
 800119e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800128c <Apply_AutoWah+0x38c>
 80011a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80011a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011aa:	edc7 7a04 	vstr	s15, [r7, #16]
    svf_band_R += f_R * high_R;
 80011ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80011b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80011b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ba:	4b35      	ldr	r3, [pc, #212]	@ (8001290 <Apply_AutoWah+0x390>)
 80011bc:	edd3 7a00 	vldr	s15, [r3]
 80011c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c4:	4b32      	ldr	r3, [pc, #200]	@ (8001290 <Apply_AutoWah+0x390>)
 80011c6:	edc3 7a00 	vstr	s15, [r3]

    // --- ÇIKIŞ KARIŞIMI (MIX) ---
    // Islak (Efektli) sinyale biraz kazanç (Gain) ekliyoruz çünkü Bandpass filtre sesi kısar.
    float wet_L = svf_band_L * WAH_MAKEUP_GAIN;
 80011ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001284 <Apply_AutoWah+0x384>)
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80011d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d8:	edc7 7a03 	vstr	s15, [r7, #12]
    float wet_R = svf_band_R * WAH_MAKEUP_GAIN;
 80011dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <Apply_AutoWah+0x390>)
 80011de:	edd3 7a00 	vldr	s15, [r3]
 80011e2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	edc7 7a02 	vstr	s15, [r7, #8]

    // Dry/Wet Mix
    *sample_L = (clean_L * (1.0f - current_params.wah_mix)) + (wet_L * current_params.wah_mix);
 80011ee:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <Apply_AutoWah+0x354>)
 80011f0:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011fc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001204:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <Apply_AutoWah+0x354>)
 8001206:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800120a:	edd7 7a03 	vldr	s15, [r7, #12]
 800120e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = (clean_R * (1.0f - current_params.wah_mix)) + (wet_R * current_params.wah_mix);
 800121c:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <Apply_AutoWah+0x354>)
 800121e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001222:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001226:	ee37 7a67 	vsub.f32	s14, s14, s15
 800122a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800122e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001232:	4b08      	ldr	r3, [pc, #32]	@ (8001254 <Apply_AutoWah+0x354>)
 8001234:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8001238:	edd7 7a02 	vldr	s15, [r7, #8]
 800123c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	edc3 7a00 	vstr	s15, [r3]
 800124a:	e000      	b.n	800124e <Apply_AutoWah+0x34e>
        return;
 800124c:	bf00      	nop
}
 800124e:	3740      	adds	r7, #64	@ 0x40
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2001049c 	.word	0x2001049c
 8001258:	20010500 	.word	0x20010500
 800125c:	3c23d70a 	.word	0x3c23d70a
 8001260:	3f7d70a4 	.word	0x3f7d70a4
 8001264:	3ba3d70a 	.word	0x3ba3d70a
 8001268:	3f7eb852 	.word	0x3f7eb852
 800126c:	20010504 	.word	0x20010504
 8001270:	461c4000 	.word	0x461c4000
 8001274:	451c4000 	.word	0x451c4000
 8001278:	43fa0000 	.word	0x43fa0000
 800127c:	40490fdb 	.word	0x40490fdb
 8001280:	473b8000 	.word	0x473b8000
 8001284:	2001050c 	.word	0x2001050c
 8001288:	20010508 	.word	0x20010508
 800128c:	3e19999a 	.word	0x3e19999a
 8001290:	20010514 	.word	0x20010514
 8001294:	20010510 	.word	0x20010510

08001298 <Apply_Bitcrusher>:
static uint32_t bc_cnt = 0;

// Anti-Aliasing LPF State (Bitcrusher'a ozel)
static float bc_lpf_L = 0, bc_lpf_R = 0;

static void Apply_Bitcrusher(float *sample_L, float *sample_R) {
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
    if (!current_params.bitcrush_enable) return;
 80012a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001414 <Apply_Bitcrusher+0x17c>)
 80012a4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f000 80ad 	beq.w	8001408 <Apply_Bitcrusher+0x170>

    // 1. DOWNSAMPLING (Sample Rate Reduction)
    // Ne kadar cok örnek atlarsak ses o kadar "lo-fi" olur.
    uint32_t ds_factor = 1 + (uint32_t)(current_params.bitcrush_amount * 16.0f);
 80012ae:	4b59      	ldr	r3, [pc, #356]	@ (8001414 <Apply_Bitcrusher+0x17c>)
 80012b0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80012b4:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80012b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012c0:	ee17 3a90 	vmov	r3, s15
 80012c4:	3301      	adds	r3, #1
 80012c6:	617b      	str	r3, [r7, #20]

    if (++bc_cnt >= ds_factor) {
 80012c8:	4b53      	ldr	r3, [pc, #332]	@ (8001418 <Apply_Bitcrusher+0x180>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	3301      	adds	r3, #1
 80012ce:	4a52      	ldr	r2, [pc, #328]	@ (8001418 <Apply_Bitcrusher+0x180>)
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	4b51      	ldr	r3, [pc, #324]	@ (8001418 <Apply_Bitcrusher+0x180>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	697a      	ldr	r2, [r7, #20]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d80b      	bhi.n	80012f4 <Apply_Bitcrusher+0x5c>
        bc_cnt = 0;
 80012dc:	4b4e      	ldr	r3, [pc, #312]	@ (8001418 <Apply_Bitcrusher+0x180>)
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
        bc_holdL = *sample_L;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a4d      	ldr	r2, [pc, #308]	@ (800141c <Apply_Bitcrusher+0x184>)
 80012e8:	6013      	str	r3, [r2, #0]
        bc_holdR = *sample_R;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a4c      	ldr	r2, [pc, #304]	@ (8001420 <Apply_Bitcrusher+0x188>)
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	e007      	b.n	8001304 <Apply_Bitcrusher+0x6c>
    } else {
        // Eski örneği tutarak o "blocky" sesi yaratıyoruz
        *sample_L = bc_holdL;
 80012f4:	4b49      	ldr	r3, [pc, #292]	@ (800141c <Apply_Bitcrusher+0x184>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	601a      	str	r2, [r3, #0]
        *sample_R = bc_holdR;
 80012fc:	4b48      	ldr	r3, [pc, #288]	@ (8001420 <Apply_Bitcrusher+0x188>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	601a      	str	r2, [r3, #0]
    }

    // 2. QUANTIZATION (Bit Depth Reduction)
    // Değerleri basamaklara ayırıyoruz.
    // m değeri basamakların büyüklüğünü belirler.
    float m = 1.0f + (current_params.bitcrush_amount * current_params.bitcrush_amount * 1500.0f);
 8001304:	4b43      	ldr	r3, [pc, #268]	@ (8001414 <Apply_Bitcrusher+0x17c>)
 8001306:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800130a:	4b42      	ldr	r3, [pc, #264]	@ (8001414 <Apply_Bitcrusher+0x17c>)
 800130c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001310:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001314:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001424 <Apply_Bitcrusher+0x18c>
 8001318:	ee67 7a87 	vmul.f32	s15, s15, s14
 800131c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001320:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001324:	edc7 7a04 	vstr	s15, [r7, #16]
    float inv_m = 1.0f / m;
 8001328:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800132c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001330:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001334:	edc7 7a03 	vstr	s15, [r7, #12]

    *sample_L = (float)((int32_t)(*sample_L * inv_m)) * m;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	ed93 7a00 	vldr	s14, [r3]
 800133e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001346:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800134a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = (float)((int32_t)(*sample_R * inv_m)) * m;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	ed93 7a00 	vldr	s14, [r3]
 8001362:	edd7 7a03 	vldr	s15, [r7, #12]
 8001366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800136a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800136e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001372:	edd7 7a04 	vldr	s15, [r7, #16]
 8001376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	edc3 7a00 	vstr	s15, [r3]
    // 3. ANTI-ALIASING LPF (Kritik Nokta!)
    // O tiz cızırtıları yok eden yumuşatma filtresi.
    // Denklem: y[n] = a * x[n] + (1-a) * y[n-1]
    // Alpha değerini bitcrush miktarına göre dinamik yapıyoruz.
    // Bitcrush arttıkça filtre daha çok kapanmalı.
    float alpha = 1.2f - (current_params.bitcrush_amount * 0.8f);
 8001380:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <Apply_Bitcrusher+0x17c>)
 8001382:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001386:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001428 <Apply_Bitcrusher+0x190>
 800138a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800138e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800142c <Apply_Bitcrusher+0x194>
 8001392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001396:	edc7 7a02 	vstr	s15, [r7, #8]

    bc_lpf_L = (alpha * (*sample_L)) + ((1.0f - alpha) * bc_lpf_L);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	ed93 7a00 	vldr	s14, [r3]
 80013a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80013a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80013b0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001430 <Apply_Bitcrusher+0x198>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001430 <Apply_Bitcrusher+0x198>)
 80013c4:	edc3 7a00 	vstr	s15, [r3]
    bc_lpf_R = (alpha * (*sample_R)) + ((1.0f - alpha) * bc_lpf_R);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	ed93 7a00 	vldr	s14, [r3]
 80013ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80013d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013da:	edd7 7a02 	vldr	s15, [r7, #8]
 80013de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013e2:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <Apply_Bitcrusher+0x19c>)
 80013e4:	edd3 7a00 	vldr	s15, [r3]
 80013e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f0:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <Apply_Bitcrusher+0x19c>)
 80013f2:	edc3 7a00 	vstr	s15, [r3]

    *sample_L = bc_lpf_L;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <Apply_Bitcrusher+0x198>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	601a      	str	r2, [r3, #0]
    *sample_R = bc_lpf_R;
 80013fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <Apply_Bitcrusher+0x19c>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	e000      	b.n	800140a <Apply_Bitcrusher+0x172>
    if (!current_params.bitcrush_enable) return;
 8001408:	bf00      	nop
}
 800140a:	371c      	adds	r7, #28
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	2001049c 	.word	0x2001049c
 8001418:	20018530 	.word	0x20018530
 800141c:	20018528 	.word	0x20018528
 8001420:	2001852c 	.word	0x2001852c
 8001424:	44bb8000 	.word	0x44bb8000
 8001428:	3f4ccccd 	.word	0x3f4ccccd
 800142c:	3f99999a 	.word	0x3f99999a
 8001430:	20018534 	.word	0x20018534
 8001434:	20018538 	.word	0x20018538

08001438 <Apply_Delay>:

// --- 6. DELAY (YANKI) FONKSIYONU ---
static void Apply_Delay(float *sample_L, float *sample_R) {
 8001438:	b480      	push	{r7}
 800143a:	b087      	sub	sp, #28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
    if (!current_params.delay_enable) return;
 8001442:	4b3d      	ldr	r3, [pc, #244]	@ (8001538 <Apply_Delay+0x100>)
 8001444:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001448:	2b00      	cmp	r3, #0
 800144a:	d06e      	beq.n	800152a <Apply_Delay+0xf2>

    // Gecikmis ornegi hattan oku
    float delayed_sample = (float)delay_line[delay_head];
 800144c:	4b3b      	ldr	r3, [pc, #236]	@ (800153c <Apply_Delay+0x104>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a3b      	ldr	r2, [pc, #236]	@ (8001540 <Apply_Delay+0x108>)
 8001452:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145e:	edc7 7a04 	vstr	s15, [r7, #16]

    // Hafiza tasarrufu icin delay'i mono isliyoruz
    float input_mono = (*sample_L + *sample_R) * 0.5f;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	ed93 7a00 	vldr	s14, [r3]
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	edd3 7a00 	vldr	s15, [r3]
 800146e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001472:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001476:	ee67 7a87 	vmul.f32	s15, s15, s14
 800147a:	edc7 7a03 	vstr	s15, [r7, #12]

    // Hatta yeni veriyi yaz (Giris + Feedback * Gecikmis Sinyal)
    float write_val = input_mono + (delayed_sample * current_params.delay_feedback);
 800147e:	4b2e      	ldr	r3, [pc, #184]	@ (8001538 <Apply_Delay+0x100>)
 8001480:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001484:	edd7 7a04 	vldr	s15, [r7, #16]
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001490:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001494:	edc7 7a05 	vstr	s15, [r7, #20]

    // Soft Clipping koruması
    if (write_val > 32000.0f) write_val = 32000.0f;
 8001498:	edd7 7a05 	vldr	s15, [r7, #20]
 800149c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001544 <Apply_Delay+0x10c>
 80014a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a8:	dd02      	ble.n	80014b0 <Apply_Delay+0x78>
 80014aa:	4b27      	ldr	r3, [pc, #156]	@ (8001548 <Apply_Delay+0x110>)
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	e00a      	b.n	80014c6 <Apply_Delay+0x8e>
    else if (write_val < -32000.0f) write_val = -32000.0f;
 80014b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80014b4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800154c <Apply_Delay+0x114>
 80014b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	d501      	bpl.n	80014c6 <Apply_Delay+0x8e>
 80014c2:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <Apply_Delay+0x118>)
 80014c4:	617b      	str	r3, [r7, #20]

    delay_line[delay_head] = (int16_t)write_val;
 80014c6:	4b1d      	ldr	r3, [pc, #116]	@ (800153c <Apply_Delay+0x104>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80014ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014d2:	ee17 2a90 	vmov	r2, s15
 80014d6:	b211      	sxth	r1, r2
 80014d8:	4a19      	ldr	r2, [pc, #100]	@ (8001540 <Apply_Delay+0x108>)
 80014da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    // Pointer'ı dairesel olarak ilerlet
    delay_head = (delay_head + 1) % DELAY_BUFFER_SIZE;
 80014de:	4b17      	ldr	r3, [pc, #92]	@ (800153c <Apply_Delay+0x104>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80014e8:	4a14      	ldr	r2, [pc, #80]	@ (800153c <Apply_Delay+0x104>)
 80014ea:	6013      	str	r3, [r2, #0]

    // Mix (Islak sinyali ana kanallara ekle)
    *sample_L += delayed_sample * current_params.delay_mix;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	ed93 7a00 	vldr	s14, [r3]
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <Apply_Delay+0x100>)
 80014f4:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 80014f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80014fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	edc3 7a00 	vstr	s15, [r3]
    *sample_R += delayed_sample * current_params.delay_mix;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	ed93 7a00 	vldr	s14, [r3]
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <Apply_Delay+0x100>)
 8001512:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001516:	edd7 7a04 	vldr	s15, [r7, #16]
 800151a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800151e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	edc3 7a00 	vstr	s15, [r3]
 8001528:	e000      	b.n	800152c <Apply_Delay+0xf4>
    if (!current_params.delay_enable) return;
 800152a:	bf00      	nop
}
 800152c:	371c      	adds	r7, #28
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	2001049c 	.word	0x2001049c
 800153c:	20018524 	.word	0x20018524
 8001540:	20010524 	.word	0x20010524
 8001544:	46fa0000 	.word	0x46fa0000
 8001548:	46fa0000 	.word	0x46fa0000
 800154c:	c6fa0000 	.word	0xc6fa0000
 8001550:	c6fa0000 	.word	0xc6fa0000

08001554 <Apply_MasterVolume_And_Clip>:

static void Apply_MasterVolume_And_Clip(float *sample_L, float *sample_R) {
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
    *sample_L *= current_params.master_volume;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	ed93 7a00 	vldr	s14, [r3]
 8001564:	4b28      	ldr	r3, [pc, #160]	@ (8001608 <Apply_MasterVolume_And_Clip+0xb4>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	edc3 7a00 	vstr	s15, [r3]
    *sample_R *= current_params.master_volume;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	ed93 7a00 	vldr	s14, [r3]
 800157a:	4b23      	ldr	r3, [pc, #140]	@ (8001608 <Apply_MasterVolume_And_Clip+0xb4>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	edc3 7a00 	vstr	s15, [r3]
    if (*sample_L > 32767.0f) *sample_L = 32767.0f; else if (*sample_L < -32768.0f) *sample_L = -32768.0f;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	edd3 7a00 	vldr	s15, [r3]
 8001590:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800160c <Apply_MasterVolume_And_Clip+0xb8>
 8001594:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159c:	dd03      	ble.n	80015a6 <Apply_MasterVolume_And_Clip+0x52>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001610 <Apply_MasterVolume_And_Clip+0xbc>)
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	e00d      	b.n	80015c2 <Apply_MasterVolume_And_Clip+0x6e>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001614 <Apply_MasterVolume_And_Clip+0xc0>
 80015b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	d503      	bpl.n	80015c2 <Apply_MasterVolume_And_Clip+0x6e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f04f 4247 	mov.w	r2, #3338665984	@ 0xc7000000
 80015c0:	601a      	str	r2, [r3, #0]
    if (*sample_R > 32767.0f) *sample_R = 32767.0f; else if (*sample_R < -32768.0f) *sample_R = -32768.0f;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800160c <Apply_MasterVolume_And_Clip+0xb8>
 80015cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d4:	dd03      	ble.n	80015de <Apply_MasterVolume_And_Clip+0x8a>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001610 <Apply_MasterVolume_And_Clip+0xbc>)
 80015da:	601a      	str	r2, [r3, #0]
}
 80015dc:	e00e      	b.n	80015fc <Apply_MasterVolume_And_Clip+0xa8>
    if (*sample_R > 32767.0f) *sample_R = 32767.0f; else if (*sample_R < -32768.0f) *sample_R = -32768.0f;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001614 <Apply_MasterVolume_And_Clip+0xc0>
 80015e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f0:	d400      	bmi.n	80015f4 <Apply_MasterVolume_And_Clip+0xa0>
}
 80015f2:	e003      	b.n	80015fc <Apply_MasterVolume_And_Clip+0xa8>
    if (*sample_R > 32767.0f) *sample_R = 32767.0f; else if (*sample_R < -32768.0f) *sample_R = -32768.0f;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	f04f 4247 	mov.w	r2, #3338665984	@ 0xc7000000
 80015fa:	601a      	str	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	2001049c 	.word	0x2001049c
 800160c:	46fffe00 	.word	0x46fffe00
 8001610:	46fffe00 	.word	0x46fffe00
 8001614:	c7000000 	.word	0xc7000000

08001618 <Filter_Apply>:

// --- ANA ISLEME FONKSIYONU ---

void Filter_Apply(int16_t *buffer, uint32_t num_samples) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
    float sample_L, sample_R;

    for (uint32_t i = 0; i < num_samples; i += 2) {
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	e06c      	b.n	8001702 <Filter_Apply+0xea>
        sample_L = (float)buffer[i];
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	4413      	add	r3, r2
 8001630:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001634:	ee07 3a90 	vmov	s15, r3
 8001638:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800163c:	edc7 7a04 	vstr	s15, [r7, #16]
        sample_R = (float)buffer[i+1];
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	3301      	adds	r3, #1
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001656:	edc7 7a03 	vstr	s15, [r7, #12]

        // --- EFEKT ZINCIRI ---
        Apply_RingModulator(&sample_L, &sample_R);
 800165a:	f107 020c 	add.w	r2, r7, #12
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4611      	mov	r1, r2
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fb27 	bl	8000cb8 <Apply_RingModulator>
        Apply_LPF(&sample_L, &sample_R);
 800166a:	f107 020c 	add.w	r2, r7, #12
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fb9f 	bl	8000db8 <Apply_LPF>
        Apply_HPF(&sample_L, &sample_R);
 800167a:	f107 020c 	add.w	r2, r7, #12
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fbe1 	bl	8000e4c <Apply_HPF>
        Apply_AutoWah(&sample_L, &sample_R);
 800168a:	f107 020c 	add.w	r2, r7, #12
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	4611      	mov	r1, r2
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fc33 	bl	8000f00 <Apply_AutoWah>
        Apply_Bitcrusher(&sample_L, &sample_R);
 800169a:	f107 020c 	add.w	r2, r7, #12
 800169e:	f107 0310 	add.w	r3, r7, #16
 80016a2:	4611      	mov	r1, r2
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff fdf7 	bl	8001298 <Apply_Bitcrusher>
        Apply_Delay(&sample_L, &sample_R); // En son Delay (Eko)
 80016aa:	f107 020c 	add.w	r2, r7, #12
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff febf 	bl	8001438 <Apply_Delay>

        // --- CIKIS ---
        Apply_MasterVolume_And_Clip(&sample_L, &sample_R);
 80016ba:	f107 020c 	add.w	r2, r7, #12
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff45 	bl	8001554 <Apply_MasterVolume_And_Clip>

        buffer[i]   = (int16_t)sample_L;
 80016ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016da:	ee17 2a90 	vmov	r2, s15
 80016de:	b212      	sxth	r2, r2
 80016e0:	801a      	strh	r2, [r3, #0]
        buffer[i+1] = (int16_t)sample_R;
 80016e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f4:	ee17 2a90 	vmov	r2, s15
 80016f8:	b212      	sxth	r2, r2
 80016fa:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < num_samples; i += 2) {
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	3302      	adds	r3, #2
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697a      	ldr	r2, [r7, #20]
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d38e      	bcc.n	8001628 <Filter_Apply+0x10>
    }
}
 800170a:	bf00      	nop
 800170c:	bf00      	nop
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001718:	f000 fe2e 	bl	8002378 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800171c:	f000 f81a 	bl	8001754 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001720:	f000 f882 	bl	8001828 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001724:	f000 fa28 	bl	8001b78 <MX_GPIO_Init>
  MX_DMA_Init();
 8001728:	f000 f9fe 	bl	8001b28 <MX_DMA_Init>
  MX_I2C1_Init();
 800172c:	f000 f93c 	bl	80019a8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001730:	f000 f996 	bl	8001a60 <MX_I2S3_Init>
  MX_USB_DEVICE_Init();
 8001734:	f008 f9ba 	bl	8009aac <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001738:	f000 f9c0 	bl	8001abc <MX_SPI1_Init>
  MX_ADC1_Init();
 800173c:	f000 f890 	bl	8001860 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001740:	f000 f8e0 	bl	8001904 <MX_ADC2_Init>
  MX_I2S2_Init();
 8001744:	f000 f95e 	bl	8001a04 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
  App_Init(); // Ses sistemini ve GPIO'ları hazırlar
 8001748:	f7fe ff84 	bl	8000654 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	      App_Loop(); // Melodi ve ADC okuma döngüsü
 800174c:	f7fe ffd0 	bl	80006f0 <App_Loop>
 8001750:	e7fc      	b.n	800174c <main+0x38>
	...

08001754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b094      	sub	sp, #80	@ 0x50
 8001758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175a:	f107 0320 	add.w	r3, r7, #32
 800175e:	2230      	movs	r2, #48	@ 0x30
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f008 fe9a 	bl	800a49c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001778:	2300      	movs	r3, #0
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	4b28      	ldr	r3, [pc, #160]	@ (8001820 <SystemClock_Config+0xcc>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001780:	4a27      	ldr	r2, [pc, #156]	@ (8001820 <SystemClock_Config+0xcc>)
 8001782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001786:	6413      	str	r3, [r2, #64]	@ 0x40
 8001788:	4b25      	ldr	r3, [pc, #148]	@ (8001820 <SystemClock_Config+0xcc>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	4b22      	ldr	r3, [pc, #136]	@ (8001824 <SystemClock_Config+0xd0>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a21      	ldr	r2, [pc, #132]	@ (8001824 <SystemClock_Config+0xd0>)
 800179e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001824 <SystemClock_Config+0xd0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b0:	2301      	movs	r3, #1
 80017b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ba:	2302      	movs	r3, #2
 80017bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017c4:	2304      	movs	r3, #4
 80017c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80017c8:	2390      	movs	r3, #144	@ 0x90
 80017ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017cc:	2302      	movs	r3, #2
 80017ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80017d0:	2306      	movs	r3, #6
 80017d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d4:	f107 0320 	add.w	r3, r7, #32
 80017d8:	4618      	mov	r0, r3
 80017da:	f004 f845 	bl	8005868 <HAL_RCC_OscConfig>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017e4:	f000 faa4 	bl	8001d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e8:	230f      	movs	r3, #15
 80017ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ec:	2302      	movs	r3, #2
 80017ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	2104      	movs	r1, #4
 8001806:	4618      	mov	r0, r3
 8001808:	f004 faa6 	bl	8005d58 <HAL_RCC_ClockConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001812:	f000 fa8d 	bl	8001d30 <Error_Handler>
  }
}
 8001816:	bf00      	nop
 8001818:	3750      	adds	r7, #80	@ 0x50
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800
 8001824:	40007000 	.word	0x40007000

08001828 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800182e:	463b      	mov	r3, r7
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800183a:	2301      	movs	r3, #1
 800183c:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800183e:	2381      	movs	r3, #129	@ 0x81
 8001840:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8001842:	2303      	movs	r3, #3
 8001844:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001846:	463b      	mov	r3, r7
 8001848:	4618      	mov	r0, r3
 800184a:	f004 fc91 	bl	8006170 <HAL_RCCEx_PeriphCLKConfig>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8001854:	f000 fa6c 	bl	8001d30 <Error_Handler>
  }
}
 8001858:	bf00      	nop
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001866:	463b      	mov	r3, r7
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001872:	4b21      	ldr	r3, [pc, #132]	@ (80018f8 <MX_ADC1_Init+0x98>)
 8001874:	4a21      	ldr	r2, [pc, #132]	@ (80018fc <MX_ADC1_Init+0x9c>)
 8001876:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001878:	4b1f      	ldr	r3, [pc, #124]	@ (80018f8 <MX_ADC1_Init+0x98>)
 800187a:	2200      	movs	r2, #0
 800187c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800187e:	4b1e      	ldr	r3, [pc, #120]	@ (80018f8 <MX_ADC1_Init+0x98>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001884:	4b1c      	ldr	r3, [pc, #112]	@ (80018f8 <MX_ADC1_Init+0x98>)
 8001886:	2200      	movs	r2, #0
 8001888:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800188a:	4b1b      	ldr	r3, [pc, #108]	@ (80018f8 <MX_ADC1_Init+0x98>)
 800188c:	2200      	movs	r2, #0
 800188e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001890:	4b19      	ldr	r3, [pc, #100]	@ (80018f8 <MX_ADC1_Init+0x98>)
 8001892:	2200      	movs	r2, #0
 8001894:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001898:	4b17      	ldr	r3, [pc, #92]	@ (80018f8 <MX_ADC1_Init+0x98>)
 800189a:	2200      	movs	r2, #0
 800189c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800189e:	4b16      	ldr	r3, [pc, #88]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018a0:	4a17      	ldr	r2, [pc, #92]	@ (8001900 <MX_ADC1_Init+0xa0>)
 80018a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018a4:	4b14      	ldr	r3, [pc, #80]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018aa:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018b0:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018be:	480e      	ldr	r0, [pc, #56]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018c0:	f000 fdf0 	bl	80024a4 <HAL_ADC_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80018ca:	f000 fa31 	bl	8001d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018ce:	2301      	movs	r3, #1
 80018d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018da:	463b      	mov	r3, r7
 80018dc:	4619      	mov	r1, r3
 80018de:	4806      	ldr	r0, [pc, #24]	@ (80018f8 <MX_ADC1_Init+0x98>)
 80018e0:	f000 fe24 	bl	800252c <HAL_ADC_ConfigChannel>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80018ea:	f000 fa21 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2001853c 	.word	0x2001853c
 80018fc:	40012000 	.word	0x40012000
 8001900:	0f000001 	.word	0x0f000001

08001904 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800190a:	463b      	mov	r3, r7
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001916:	4b21      	ldr	r3, [pc, #132]	@ (800199c <MX_ADC2_Init+0x98>)
 8001918:	4a21      	ldr	r2, [pc, #132]	@ (80019a0 <MX_ADC2_Init+0x9c>)
 800191a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800191c:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <MX_ADC2_Init+0x98>)
 800191e:	2200      	movs	r2, #0
 8001920:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001922:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <MX_ADC2_Init+0x98>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001928:	4b1c      	ldr	r3, [pc, #112]	@ (800199c <MX_ADC2_Init+0x98>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800192e:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <MX_ADC2_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001934:	4b19      	ldr	r3, [pc, #100]	@ (800199c <MX_ADC2_Init+0x98>)
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800193c:	4b17      	ldr	r3, [pc, #92]	@ (800199c <MX_ADC2_Init+0x98>)
 800193e:	2200      	movs	r2, #0
 8001940:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001942:	4b16      	ldr	r3, [pc, #88]	@ (800199c <MX_ADC2_Init+0x98>)
 8001944:	4a17      	ldr	r2, [pc, #92]	@ (80019a4 <MX_ADC2_Init+0xa0>)
 8001946:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001948:	4b14      	ldr	r3, [pc, #80]	@ (800199c <MX_ADC2_Init+0x98>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800194e:	4b13      	ldr	r3, [pc, #76]	@ (800199c <MX_ADC2_Init+0x98>)
 8001950:	2201      	movs	r2, #1
 8001952:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001954:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_ADC2_Init+0x98>)
 8001956:	2200      	movs	r2, #0
 8001958:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_ADC2_Init+0x98>)
 800195e:	2201      	movs	r2, #1
 8001960:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001962:	480e      	ldr	r0, [pc, #56]	@ (800199c <MX_ADC2_Init+0x98>)
 8001964:	f000 fd9e 	bl	80024a4 <HAL_ADC_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800196e:	f000 f9df 	bl	8001d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001972:	2302      	movs	r3, #2
 8001974:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001976:	2301      	movs	r3, #1
 8001978:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800197e:	463b      	mov	r3, r7
 8001980:	4619      	mov	r1, r3
 8001982:	4806      	ldr	r0, [pc, #24]	@ (800199c <MX_ADC2_Init+0x98>)
 8001984:	f000 fdd2 	bl	800252c <HAL_ADC_ConfigChannel>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800198e:	f000 f9cf 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20018584 	.word	0x20018584
 80019a0:	40012100 	.word	0x40012100
 80019a4:	0f000001 	.word	0x0f000001

080019a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019ac:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019ae:	4a13      	ldr	r2, [pc, #76]	@ (80019fc <MX_I2C1_Init+0x54>)
 80019b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019b2:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019b4:	4a12      	ldr	r2, [pc, #72]	@ (8001a00 <MX_I2C1_Init+0x58>)
 80019b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019be:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	@ (80019f8 <MX_I2C1_Init+0x50>)
 80019e6:	f001 fe0f 	bl	8003608 <HAL_I2C_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f000 f99e 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200185cc 	.word	0x200185cc
 80019fc:	40005400 	.word	0x40005400
 8001a00:	000186a0 	.word	0x000186a0

08001a04 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001a08:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a0a:	4a14      	ldr	r2, [pc, #80]	@ (8001a5c <MX_I2S2_Init+0x58>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001a0e:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a14:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a16:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001a28:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a2a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001a2e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001a36:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001a42:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <MX_I2S2_Init+0x54>)
 8001a44:	f001 ff24 	bl	8003890 <HAL_I2S_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8001a4e:	f000 f96f 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20018620 	.word	0x20018620
 8001a5c:	40003800 	.word	0x40003800

08001a60 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001a64:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a66:	4a14      	ldr	r2, [pc, #80]	@ (8001ab8 <MX_I2S3_Init+0x58>)
 8001a68:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001a6a:	4b12      	ldr	r3, [pc, #72]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a70:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a78:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a84:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a88:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001a8c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a8e:	4b09      	ldr	r3, [pc, #36]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a94:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001aa0:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <MX_I2S3_Init+0x54>)
 8001aa2:	f001 fef5 	bl	8003890 <HAL_I2S_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001aac:	f000 f940 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20018668 	.word	0x20018668
 8001ab8:	40003c00 	.word	0x40003c00

08001abc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ac0:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001ac2:	4a18      	ldr	r2, [pc, #96]	@ (8001b24 <MX_SPI1_Init+0x68>)
 8001ac4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ac6:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001ac8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001acc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ad4:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ada:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001aee:	4b0c      	ldr	r3, [pc, #48]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001af4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001afa:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b00:	4b07      	ldr	r3, [pc, #28]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001b08:	220a      	movs	r2, #10
 8001b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b0c:	4804      	ldr	r0, [pc, #16]	@ (8001b20 <MX_SPI1_Init+0x64>)
 8001b0e:	f004 fc71 	bl	80063f4 <HAL_SPI_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b18:	f000 f90a 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20018770 	.word	0x20018770
 8001b24:	40013000 	.word	0x40013000

08001b28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	4b10      	ldr	r3, [pc, #64]	@ (8001b74 <MX_DMA_Init+0x4c>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a0f      	ldr	r2, [pc, #60]	@ (8001b74 <MX_DMA_Init+0x4c>)
 8001b38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <MX_DMA_Init+0x4c>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	200f      	movs	r0, #15
 8001b50:	f000 ffe5 	bl	8002b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001b54:	200f      	movs	r0, #15
 8001b56:	f000 fffe 	bl	8002b56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	2010      	movs	r0, #16
 8001b60:	f000 ffdd 	bl	8002b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b64:	2010      	movs	r0, #16
 8001b66:	f000 fff6 	bl	8002b56 <HAL_NVIC_EnableIRQ>

}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40023800 	.word	0x40023800

08001b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08c      	sub	sp, #48	@ 0x30
 8001b7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7e:	f107 031c 	add.w	r3, r7, #28
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
 8001b8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61bb      	str	r3, [r7, #24]
 8001b92:	4b61      	ldr	r3, [pc, #388]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	4a60      	ldr	r2, [pc, #384]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001b98:	f043 0310 	orr.w	r3, r3, #16
 8001b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9e:	4b5e      	ldr	r3, [pc, #376]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	f003 0310 	and.w	r3, r3, #16
 8001ba6:	61bb      	str	r3, [r7, #24]
 8001ba8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	4b5a      	ldr	r3, [pc, #360]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	4a59      	ldr	r2, [pc, #356]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bba:	4b57      	ldr	r3, [pc, #348]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b53      	ldr	r3, [pc, #332]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a52      	ldr	r2, [pc, #328]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b50      	ldr	r3, [pc, #320]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	4a4b      	ldr	r2, [pc, #300]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf2:	4b49      	ldr	r3, [pc, #292]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	4b45      	ldr	r3, [pc, #276]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a44      	ldr	r2, [pc, #272]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b42      	ldr	r3, [pc, #264]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a3d      	ldr	r2, [pc, #244]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001c24:	f043 0308 	orr.w	r3, r3, #8
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d18 <MX_GPIO_Init+0x1a0>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2108      	movs	r1, #8
 8001c3a:	4838      	ldr	r0, [pc, #224]	@ (8001d1c <MX_GPIO_Init+0x1a4>)
 8001c3c:	f001 fcca 	bl	80035d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c40:	2201      	movs	r2, #1
 8001c42:	2101      	movs	r1, #1
 8001c44:	4836      	ldr	r0, [pc, #216]	@ (8001d20 <MX_GPIO_Init+0x1a8>)
 8001c46:	f001 fcc5 	bl	80035d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001c50:	4834      	ldr	r0, [pc, #208]	@ (8001d24 <MX_GPIO_Init+0x1ac>)
 8001c52:	f001 fcbf 	bl	80035d4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001c56:	2308      	movs	r3, #8
 8001c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c62:	2300      	movs	r3, #0
 8001c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001c66:	f107 031c 	add.w	r3, r7, #28
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	482b      	ldr	r0, [pc, #172]	@ (8001d1c <MX_GPIO_Init+0x1a4>)
 8001c6e:	f001 fafd 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001c72:	2301      	movs	r3, #1
 8001c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c76:	2301      	movs	r3, #1
 8001c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001c82:	f107 031c 	add.w	r3, r7, #28
 8001c86:	4619      	mov	r1, r3
 8001c88:	4825      	ldr	r0, [pc, #148]	@ (8001d20 <MX_GPIO_Init+0x1a8>)
 8001c8a:	f001 faef 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c92:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 031c 	add.w	r3, r7, #28
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4821      	ldr	r0, [pc, #132]	@ (8001d28 <MX_GPIO_Init+0x1b0>)
 8001ca4:	f001 fae2 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001ca8:	2304      	movs	r3, #4
 8001caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001cb4:	f107 031c 	add.w	r3, r7, #28
 8001cb8:	4619      	mov	r1, r3
 8001cba:	481c      	ldr	r0, [pc, #112]	@ (8001d2c <MX_GPIO_Init+0x1b4>)
 8001cbc:	f001 fad6 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001cc0:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001cc4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4812      	ldr	r0, [pc, #72]	@ (8001d24 <MX_GPIO_Init+0x1ac>)
 8001cda:	f001 fac7 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480c      	ldr	r0, [pc, #48]	@ (8001d24 <MX_GPIO_Init+0x1ac>)
 8001cf2:	f001 fabb 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cfa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001cfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001d04:	f107 031c 	add.w	r3, r7, #28
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4804      	ldr	r0, [pc, #16]	@ (8001d1c <MX_GPIO_Init+0x1a4>)
 8001d0c:	f001 faae 	bl	800326c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d10:	bf00      	nop
 8001d12:	3730      	adds	r7, #48	@ 0x30
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	40020800 	.word	0x40020800
 8001d24:	40020c00 	.word	0x40020c00
 8001d28:	40020000 	.word	0x40020000
 8001d2c:	40020400 	.word	0x40020400

08001d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d34:	b672      	cpsid	i
}
 8001d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <Error_Handler+0x8>

08001d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d52:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	603b      	str	r3, [r7, #0]
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	4a08      	ldr	r2, [pc, #32]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d7a:	2007      	movs	r0, #7
 8001d7c:	f000 fec4 	bl	8002b08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800

08001d8c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08c      	sub	sp, #48	@ 0x30
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 031c 	add.w	r3, r7, #28
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a3b      	ldr	r2, [pc, #236]	@ (8001e98 <HAL_ADC_MspInit+0x10c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d142      	bne.n	8001e34 <HAL_ADC_MspInit+0xa8>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	61bb      	str	r3, [r7, #24]
 8001db2:	4b3a      	ldr	r3, [pc, #232]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db6:	4a39      	ldr	r2, [pc, #228]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dbe:	4b37      	ldr	r3, [pc, #220]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc6:	61bb      	str	r3, [r7, #24]
 8001dc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	4b33      	ldr	r3, [pc, #204]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	4a32      	ldr	r2, [pc, #200]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001dd4:	f043 0304 	orr.w	r3, r3, #4
 8001dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dda:	4b30      	ldr	r3, [pc, #192]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	4b2c      	ldr	r3, [pc, #176]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	4a2b      	ldr	r2, [pc, #172]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df6:	4b29      	ldr	r3, [pc, #164]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e02:	2302      	movs	r3, #2
 8001e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e06:	2303      	movs	r3, #3
 8001e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e0e:	f107 031c 	add.w	r3, r7, #28
 8001e12:	4619      	mov	r1, r3
 8001e14:	4822      	ldr	r0, [pc, #136]	@ (8001ea0 <HAL_ADC_MspInit+0x114>)
 8001e16:	f001 fa29 	bl	800326c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e26:	f107 031c 	add.w	r3, r7, #28
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	481d      	ldr	r0, [pc, #116]	@ (8001ea4 <HAL_ADC_MspInit+0x118>)
 8001e2e:	f001 fa1d 	bl	800326c <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001e32:	e02c      	b.n	8001e8e <HAL_ADC_MspInit+0x102>
  else if(hadc->Instance==ADC2)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea8 <HAL_ADC_MspInit+0x11c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d127      	bne.n	8001e8e <HAL_ADC_MspInit+0x102>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001e48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e4e:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a0e      	ldr	r2, [pc, #56]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <HAL_ADC_MspInit+0x110>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e76:	2304      	movs	r3, #4
 8001e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 031c 	add.w	r3, r7, #28
 8001e86:	4619      	mov	r1, r3
 8001e88:	4806      	ldr	r0, [pc, #24]	@ (8001ea4 <HAL_ADC_MspInit+0x118>)
 8001e8a:	f001 f9ef 	bl	800326c <HAL_GPIO_Init>
}
 8001e8e:	bf00      	nop
 8001e90:	3730      	adds	r7, #48	@ 0x30
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40012000 	.word	0x40012000
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020800 	.word	0x40020800
 8001ea4:	40020000 	.word	0x40020000
 8001ea8:	40012100 	.word	0x40012100

08001eac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	@ 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a19      	ldr	r2, [pc, #100]	@ (8001f30 <HAL_I2C_MspInit+0x84>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d12c      	bne.n	8001f28 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	4b18      	ldr	r3, [pc, #96]	@ (8001f34 <HAL_I2C_MspInit+0x88>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4a17      	ldr	r2, [pc, #92]	@ (8001f34 <HAL_I2C_MspInit+0x88>)
 8001ed8:	f043 0302 	orr.w	r3, r3, #2
 8001edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ede:	4b15      	ldr	r3, [pc, #84]	@ (8001f34 <HAL_I2C_MspInit+0x88>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001eea:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef0:	2312      	movs	r3, #18
 8001ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001efc:	2304      	movs	r3, #4
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	480c      	ldr	r0, [pc, #48]	@ (8001f38 <HAL_I2C_MspInit+0x8c>)
 8001f08:	f001 f9b0 	bl	800326c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <HAL_I2C_MspInit+0x88>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	4a07      	ldr	r2, [pc, #28]	@ (8001f34 <HAL_I2C_MspInit+0x88>)
 8001f16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1c:	4b05      	ldr	r3, [pc, #20]	@ (8001f34 <HAL_I2C_MspInit+0x88>)
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f28:	bf00      	nop
 8001f2a:	3728      	adds	r7, #40	@ 0x28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40005400 	.word	0x40005400
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40020400 	.word	0x40020400

08001f3c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08e      	sub	sp, #56	@ 0x38
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a8a      	ldr	r2, [pc, #552]	@ (8002184 <HAL_I2S_MspInit+0x248>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d17b      	bne.n	8002056 <HAL_I2S_MspInit+0x11a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	623b      	str	r3, [r7, #32]
 8001f62:	4b89      	ldr	r3, [pc, #548]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a88      	ldr	r2, [pc, #544]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b86      	ldr	r3, [pc, #536]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f76:	623b      	str	r3, [r7, #32]
 8001f78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
 8001f7e:	4b82      	ldr	r3, [pc, #520]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a81      	ldr	r2, [pc, #516]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b7f      	ldr	r3, [pc, #508]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0304 	and.w	r3, r3, #4
 8001f92:	61fb      	str	r3, [r7, #28]
 8001f94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
 8001f9a:	4b7b      	ldr	r3, [pc, #492]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a7a      	ldr	r2, [pc, #488]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b78      	ldr	r3, [pc, #480]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	61bb      	str	r3, [r7, #24]
 8001fb0:	69bb      	ldr	r3, [r7, #24]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001fb2:	2308      	movs	r3, #8
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fc2:	2305      	movs	r3, #5
 8001fc4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fca:	4619      	mov	r1, r3
 8001fcc:	486f      	ldr	r0, [pc, #444]	@ (800218c <HAL_I2S_MspInit+0x250>)
 8001fce:	f001 f94d 	bl	800326c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001fd2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fe4:	2305      	movs	r3, #5
 8001fe6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fec:	4619      	mov	r1, r3
 8001fee:	4868      	ldr	r0, [pc, #416]	@ (8002190 <HAL_I2S_MspInit+0x254>)
 8001ff0:	f001 f93c 	bl	800326c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001ff4:	4b67      	ldr	r3, [pc, #412]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8001ff6:	4a68      	ldr	r2, [pc, #416]	@ (8002198 <HAL_I2S_MspInit+0x25c>)
 8001ff8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001ffa:	4b66      	ldr	r3, [pc, #408]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002000:	4b64      	ldr	r3, [pc, #400]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8002002:	2240      	movs	r2, #64	@ 0x40
 8002004:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002006:	4b63      	ldr	r3, [pc, #396]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8002008:	2200      	movs	r2, #0
 800200a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800200c:	4b61      	ldr	r3, [pc, #388]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 800200e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002012:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002014:	4b5f      	ldr	r3, [pc, #380]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8002016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800201a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800201c:	4b5d      	ldr	r3, [pc, #372]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 800201e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002022:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8002024:	4b5b      	ldr	r3, [pc, #364]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8002026:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800202a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800202c:	4b59      	ldr	r3, [pc, #356]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 800202e:	2200      	movs	r2, #0
 8002030:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002032:	4b58      	ldr	r3, [pc, #352]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8002034:	2200      	movs	r2, #0
 8002036:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002038:	4856      	ldr	r0, [pc, #344]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 800203a:	f000 fda7 	bl	8002b8c <HAL_DMA_Init>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <HAL_I2S_MspInit+0x10c>
    {
      Error_Handler();
 8002044:	f7ff fe74 	bl	8001d30 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a52      	ldr	r2, [pc, #328]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 800204c:	639a      	str	r2, [r3, #56]	@ 0x38
 800204e:	4a51      	ldr	r2, [pc, #324]	@ (8002194 <HAL_I2S_MspInit+0x258>)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002054:	e092      	b.n	800217c <HAL_I2S_MspInit+0x240>
  else if(hi2s->Instance==SPI3)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a50      	ldr	r2, [pc, #320]	@ (800219c <HAL_I2S_MspInit+0x260>)
 800205c:	4293      	cmp	r3, r2
 800205e:	f040 808d 	bne.w	800217c <HAL_I2S_MspInit+0x240>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	4b48      	ldr	r3, [pc, #288]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	4a47      	ldr	r2, [pc, #284]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 800206c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002070:	6413      	str	r3, [r2, #64]	@ 0x40
 8002072:	4b45      	ldr	r3, [pc, #276]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	4b41      	ldr	r3, [pc, #260]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	4a40      	ldr	r2, [pc, #256]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6313      	str	r3, [r2, #48]	@ 0x30
 800208e:	4b3e      	ldr	r3, [pc, #248]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	4b3a      	ldr	r3, [pc, #232]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	4a39      	ldr	r2, [pc, #228]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 80020a4:	f043 0304 	orr.w	r3, r3, #4
 80020a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020aa:	4b37      	ldr	r3, [pc, #220]	@ (8002188 <HAL_I2S_MspInit+0x24c>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80020b6:	2310      	movs	r3, #16
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020c6:	2306      	movs	r3, #6
 80020c8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80020ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ce:	4619      	mov	r1, r3
 80020d0:	4833      	ldr	r0, [pc, #204]	@ (80021a0 <HAL_I2S_MspInit+0x264>)
 80020d2:	f001 f8cb 	bl	800326c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80020d6:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80020da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020e8:	2306      	movs	r3, #6
 80020ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020f0:	4619      	mov	r1, r3
 80020f2:	4826      	ldr	r0, [pc, #152]	@ (800218c <HAL_I2S_MspInit+0x250>)
 80020f4:	f001 f8ba 	bl	800326c <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80020f8:	4b2a      	ldr	r3, [pc, #168]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 80020fa:	4a2b      	ldr	r2, [pc, #172]	@ (80021a8 <HAL_I2S_MspInit+0x26c>)
 80020fc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80020fe:	4b29      	ldr	r3, [pc, #164]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002100:	2200      	movs	r2, #0
 8002102:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002104:	4b27      	ldr	r3, [pc, #156]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002106:	2240      	movs	r2, #64	@ 0x40
 8002108:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800210a:	4b26      	ldr	r3, [pc, #152]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 800210c:	2200      	movs	r2, #0
 800210e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002110:	4b24      	ldr	r3, [pc, #144]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002112:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002116:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002118:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 800211a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800211e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002120:	4b20      	ldr	r3, [pc, #128]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002122:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002126:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8002128:	4b1e      	ldr	r3, [pc, #120]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 800212a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800212e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002130:	4b1c      	ldr	r3, [pc, #112]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002132:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002136:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002138:	4b1a      	ldr	r3, [pc, #104]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 800213a:	2204      	movs	r2, #4
 800213c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800213e:	4b19      	ldr	r3, [pc, #100]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002140:	2203      	movs	r2, #3
 8002142:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002144:	4b17      	ldr	r3, [pc, #92]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002146:	2200      	movs	r2, #0
 8002148:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800214a:	4b16      	ldr	r3, [pc, #88]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 800214c:	2200      	movs	r2, #0
 800214e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002150:	4814      	ldr	r0, [pc, #80]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002152:	f000 fd1b 	bl	8002b8c <HAL_DMA_Init>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_I2S_MspInit+0x224>
      Error_Handler();
 800215c:	f7ff fde8 	bl	8001d30 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a10      	ldr	r2, [pc, #64]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002164:	639a      	str	r2, [r3, #56]	@ 0x38
 8002166:	4a0f      	ldr	r2, [pc, #60]	@ (80021a4 <HAL_I2S_MspInit+0x268>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800216c:	2200      	movs	r2, #0
 800216e:	2100      	movs	r1, #0
 8002170:	2033      	movs	r0, #51	@ 0x33
 8002172:	f000 fcd4 	bl	8002b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002176:	2033      	movs	r0, #51	@ 0x33
 8002178:	f000 fced 	bl	8002b56 <HAL_NVIC_EnableIRQ>
}
 800217c:	bf00      	nop
 800217e:	3738      	adds	r7, #56	@ 0x38
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40003800 	.word	0x40003800
 8002188:	40023800 	.word	0x40023800
 800218c:	40020800 	.word	0x40020800
 8002190:	40020400 	.word	0x40020400
 8002194:	200186b0 	.word	0x200186b0
 8002198:	40026070 	.word	0x40026070
 800219c:	40003c00 	.word	0x40003c00
 80021a0:	40020000 	.word	0x40020000
 80021a4:	20018710 	.word	0x20018710
 80021a8:	40026088 	.word	0x40026088

080021ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08a      	sub	sp, #40	@ 0x28
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a19      	ldr	r2, [pc, #100]	@ (8002230 <HAL_SPI_MspInit+0x84>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d12b      	bne.n	8002226 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <HAL_SPI_MspInit+0x88>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d6:	4a17      	ldr	r2, [pc, #92]	@ (8002234 <HAL_SPI_MspInit+0x88>)
 80021d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021de:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <HAL_SPI_MspInit+0x88>)
 80021e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <HAL_SPI_MspInit+0x88>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	4a10      	ldr	r2, [pc, #64]	@ (8002234 <HAL_SPI_MspInit+0x88>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <HAL_SPI_MspInit+0x88>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8002206:	23e0      	movs	r3, #224	@ 0xe0
 8002208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002216:	2305      	movs	r3, #5
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	4619      	mov	r1, r3
 8002220:	4805      	ldr	r0, [pc, #20]	@ (8002238 <HAL_SPI_MspInit+0x8c>)
 8002222:	f001 f823 	bl	800326c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002226:	bf00      	nop
 8002228:	3728      	adds	r7, #40	@ 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40013000 	.word	0x40013000
 8002234:	40023800 	.word	0x40023800
 8002238:	40020000 	.word	0x40020000

0800223c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <NMI_Handler+0x4>

08002244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <HardFault_Handler+0x4>

0800224c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002250:	bf00      	nop
 8002252:	e7fd      	b.n	8002250 <MemManage_Handler+0x4>

08002254 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <BusFault_Handler+0x4>

0800225c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002260:	bf00      	nop
 8002262:	e7fd      	b.n	8002260 <UsageFault_Handler+0x4>

08002264 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002284:	bf00      	nop
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800228e:	b580      	push	{r7, lr}
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002292:	f000 f8c3 	bl	800241c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <DMA1_Stream4_IRQHandler+0x10>)
 80022a2:	f000 fd79 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200186b0 	.word	0x200186b0

080022b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA1_Stream5_IRQHandler+0x10>)
 80022b6:	f000 fd6f 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20018710 	.word	0x20018710

080022c4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <SPI3_IRQHandler+0x10>)
 80022ca:	f001 fcc5 	bl	8003c58 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20018668 	.word	0x20018668

080022d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <OTG_FS_IRQHandler+0x10>)
 80022de:	f002 f9b5 	bl	800464c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20018cb0 	.word	0x20018cb0

080022ec <DMA1_Stream7_IRQHandler>:
/* stm32f4xx_it.c dosyasının EN ALTINA ekle */

extern DMA_HandleTypeDef hdma_spi3_tx; // main.c'deki dma handle ismin neyse o olmalı

void DMA1_Stream7_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80022f0:	4802      	ldr	r0, [pc, #8]	@ (80022fc <DMA1_Stream7_IRQHandler+0x10>)
 80022f2:	f000 fd51 	bl	8002d98 <HAL_DMA_IRQHandler>
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	20018710 	.word	0x20018710

08002300 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002304:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <SystemInit+0x20>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <SystemInit+0x20>)
 800230c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002310:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002324:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800235c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002328:	f7ff ffea 	bl	8002300 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800232c:	480c      	ldr	r0, [pc, #48]	@ (8002360 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800232e:	490d      	ldr	r1, [pc, #52]	@ (8002364 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002330:	4a0d      	ldr	r2, [pc, #52]	@ (8002368 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002334:	e002      	b.n	800233c <LoopCopyDataInit>

08002336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233a:	3304      	adds	r3, #4

0800233c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800233c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002340:	d3f9      	bcc.n	8002336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002342:	4a0a      	ldr	r2, [pc, #40]	@ (800236c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002344:	4c0a      	ldr	r4, [pc, #40]	@ (8002370 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002348:	e001      	b.n	800234e <LoopFillZerobss>

0800234a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800234c:	3204      	adds	r2, #4

0800234e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002350:	d3fb      	bcc.n	800234a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002352:	f008 f8ab 	bl	800a4ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002356:	f7ff f9dd 	bl	8001714 <main>
  bx  lr    
 800235a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800235c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002364:	20000130 	.word	0x20000130
  ldr r2, =_sidata
 8002368:	0800b5d4 	.word	0x0800b5d4
  ldr r2, =_sbss
 800236c:	20000130 	.word	0x20000130
  ldr r4, =_ebss
 8002370:	2001cde8 	.word	0x2001cde8

08002374 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002374:	e7fe      	b.n	8002374 <ADC_IRQHandler>
	...

08002378 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800237c:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <HAL_Init+0x40>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a0d      	ldr	r2, [pc, #52]	@ (80023b8 <HAL_Init+0x40>)
 8002382:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002386:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <HAL_Init+0x40>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <HAL_Init+0x40>)
 800238e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002392:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002394:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <HAL_Init+0x40>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a07      	ldr	r2, [pc, #28]	@ (80023b8 <HAL_Init+0x40>)
 800239a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a0:	2003      	movs	r0, #3
 80023a2:	f000 fbb1 	bl	8002b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023a6:	2000      	movs	r0, #0
 80023a8:	f000 f808 	bl	80023bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023ac:	f7ff fcc6 	bl	8001d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023c00 	.word	0x40023c00

080023bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023c4:	4b12      	ldr	r3, [pc, #72]	@ (8002410 <HAL_InitTick+0x54>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <HAL_InitTick+0x58>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	4619      	mov	r1, r3
 80023ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 fbc9 	bl	8002b72 <HAL_SYSTICK_Config>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e00e      	b.n	8002408 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b0f      	cmp	r3, #15
 80023ee:	d80a      	bhi.n	8002406 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023f0:	2200      	movs	r2, #0
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	f000 fb91 	bl	8002b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023fc:	4a06      	ldr	r2, [pc, #24]	@ (8002418 <HAL_InitTick+0x5c>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	e000      	b.n	8002408 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	20000004 	.word	0x20000004
 8002414:	2000000c 	.word	0x2000000c
 8002418:	20000008 	.word	0x20000008

0800241c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002420:	4b06      	ldr	r3, [pc, #24]	@ (800243c <HAL_IncTick+0x20>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	461a      	mov	r2, r3
 8002426:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <HAL_IncTick+0x24>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4413      	add	r3, r2
 800242c:	4a04      	ldr	r2, [pc, #16]	@ (8002440 <HAL_IncTick+0x24>)
 800242e:	6013      	str	r3, [r2, #0]
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	2000000c 	.word	0x2000000c
 8002440:	200187c8 	.word	0x200187c8

08002444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return uwTick;
 8002448:	4b03      	ldr	r3, [pc, #12]	@ (8002458 <HAL_GetTick+0x14>)
 800244a:	681b      	ldr	r3, [r3, #0]
}
 800244c:	4618      	mov	r0, r3
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	200187c8 	.word	0x200187c8

0800245c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002464:	f7ff ffee 	bl	8002444 <HAL_GetTick>
 8002468:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d005      	beq.n	8002482 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002476:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <HAL_Delay+0x44>)
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	4413      	add	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002482:	bf00      	nop
 8002484:	f7ff ffde 	bl	8002444 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	429a      	cmp	r2, r3
 8002492:	d8f7      	bhi.n	8002484 <HAL_Delay+0x28>
  {
  }
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	2000000c 	.word	0x2000000c

080024a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e033      	b.n	8002522 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d109      	bne.n	80024d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff fc62 	bl	8001d8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	f003 0310 	and.w	r3, r3, #16
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d118      	bne.n	8002514 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024ea:	f023 0302 	bic.w	r3, r3, #2
 80024ee:	f043 0202 	orr.w	r2, r3, #2
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 f93a 	bl	8002770 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f023 0303 	bic.w	r3, r3, #3
 800250a:	f043 0201 	orr.w	r2, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	641a      	str	r2, [r3, #64]	@ 0x40
 8002512:	e001      	b.n	8002518 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002520:	7bfb      	ldrb	r3, [r7, #15]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002540:	2b01      	cmp	r3, #1
 8002542:	d101      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x1c>
 8002544:	2302      	movs	r3, #2
 8002546:	e105      	b.n	8002754 <HAL_ADC_ConfigChannel+0x228>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b09      	cmp	r3, #9
 8002556:	d925      	bls.n	80025a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68d9      	ldr	r1, [r3, #12]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	461a      	mov	r2, r3
 8002566:	4613      	mov	r3, r2
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	4413      	add	r3, r2
 800256c:	3b1e      	subs	r3, #30
 800256e:	2207      	movs	r2, #7
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	43da      	mvns	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	400a      	ands	r2, r1
 800257c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68d9      	ldr	r1, [r3, #12]
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	b29b      	uxth	r3, r3
 800258e:	4618      	mov	r0, r3
 8002590:	4603      	mov	r3, r0
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4403      	add	r3, r0
 8002596:	3b1e      	subs	r3, #30
 8002598:	409a      	lsls	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	e022      	b.n	80025ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6919      	ldr	r1, [r3, #16]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	4613      	mov	r3, r2
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	4413      	add	r3, r2
 80025b8:	2207      	movs	r2, #7
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43da      	mvns	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	400a      	ands	r2, r1
 80025c6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6919      	ldr	r1, [r3, #16]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	4618      	mov	r0, r3
 80025da:	4603      	mov	r3, r0
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	4403      	add	r3, r0
 80025e0:	409a      	lsls	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b06      	cmp	r3, #6
 80025f0:	d824      	bhi.n	800263c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4413      	add	r3, r2
 8002602:	3b05      	subs	r3, #5
 8002604:	221f      	movs	r2, #31
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43da      	mvns	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	400a      	ands	r2, r1
 8002612:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	b29b      	uxth	r3, r3
 8002620:	4618      	mov	r0, r3
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	3b05      	subs	r3, #5
 800262e:	fa00 f203 	lsl.w	r2, r0, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	635a      	str	r2, [r3, #52]	@ 0x34
 800263a:	e04c      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b0c      	cmp	r3, #12
 8002642:	d824      	bhi.n	800268e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	3b23      	subs	r3, #35	@ 0x23
 8002656:	221f      	movs	r2, #31
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43da      	mvns	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	400a      	ands	r2, r1
 8002664:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	b29b      	uxth	r3, r3
 8002672:	4618      	mov	r0, r3
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	3b23      	subs	r3, #35	@ 0x23
 8002680:	fa00 f203 	lsl.w	r2, r0, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	631a      	str	r2, [r3, #48]	@ 0x30
 800268c:	e023      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	3b41      	subs	r3, #65	@ 0x41
 80026a0:	221f      	movs	r2, #31
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	400a      	ands	r2, r1
 80026ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	4618      	mov	r0, r3
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	4613      	mov	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	3b41      	subs	r3, #65	@ 0x41
 80026ca:	fa00 f203 	lsl.w	r2, r0, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026d6:	4b22      	ldr	r3, [pc, #136]	@ (8002760 <HAL_ADC_ConfigChannel+0x234>)
 80026d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a21      	ldr	r2, [pc, #132]	@ (8002764 <HAL_ADC_ConfigChannel+0x238>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d109      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x1cc>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b12      	cmp	r3, #18
 80026ea:	d105      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a19      	ldr	r2, [pc, #100]	@ (8002764 <HAL_ADC_ConfigChannel+0x238>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d123      	bne.n	800274a <HAL_ADC_ConfigChannel+0x21e>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b10      	cmp	r3, #16
 8002708:	d003      	beq.n	8002712 <HAL_ADC_ConfigChannel+0x1e6>
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2b11      	cmp	r3, #17
 8002710:	d11b      	bne.n	800274a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b10      	cmp	r3, #16
 8002724:	d111      	bne.n	800274a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <HAL_ADC_ConfigChannel+0x23c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a10      	ldr	r2, [pc, #64]	@ (800276c <HAL_ADC_ConfigChannel+0x240>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	0c9a      	lsrs	r2, r3, #18
 8002732:	4613      	mov	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800273c:	e002      	b.n	8002744 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	3b01      	subs	r3, #1
 8002742:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f9      	bne.n	800273e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	40012300 	.word	0x40012300
 8002764:	40012000 	.word	0x40012000
 8002768:	20000004 	.word	0x20000004
 800276c:	431bde83 	.word	0x431bde83

08002770 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002778:	4b79      	ldr	r3, [pc, #484]	@ (8002960 <ADC_Init+0x1f0>)
 800277a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	431a      	orrs	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6859      	ldr	r1, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	021a      	lsls	r2, r3, #8
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685a      	ldr	r2, [r3, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80027c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6859      	ldr	r1, [r3, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6899      	ldr	r1, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002802:	4a58      	ldr	r2, [pc, #352]	@ (8002964 <ADC_Init+0x1f4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d022      	beq.n	800284e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002816:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6899      	ldr	r1, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002838:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6899      	ldr	r1, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	e00f      	b.n	800286e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800285c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800286c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0202 	bic.w	r2, r2, #2
 800287c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6899      	ldr	r1, [r3, #8]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	7e1b      	ldrb	r3, [r3, #24]
 8002888:	005a      	lsls	r2, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01b      	beq.n	80028d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028aa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80028ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6859      	ldr	r1, [r3, #4]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c6:	3b01      	subs	r3, #1
 80028c8:	035a      	lsls	r2, r3, #13
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	e007      	b.n	80028e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028e2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	3b01      	subs	r3, #1
 8002900:	051a      	lsls	r2, r3, #20
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002918:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6899      	ldr	r1, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002926:	025a      	lsls	r2, r3, #9
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	430a      	orrs	r2, r1
 800292e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800293e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6899      	ldr	r1, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	029a      	lsls	r2, r3, #10
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	609a      	str	r2, [r3, #8]
}
 8002954:	bf00      	nop
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	40012300 	.word	0x40012300
 8002964:	0f000001 	.word	0x0f000001

08002968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002978:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <__NVIC_SetPriorityGrouping+0x44>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002984:	4013      	ands	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002990:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299a:	4a04      	ldr	r2, [pc, #16]	@ (80029ac <__NVIC_SetPriorityGrouping+0x44>)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	60d3      	str	r3, [r2, #12]
}
 80029a0:	bf00      	nop
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b4:	4b04      	ldr	r3, [pc, #16]	@ (80029c8 <__NVIC_GetPriorityGrouping+0x18>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	0a1b      	lsrs	r3, r3, #8
 80029ba:	f003 0307 	and.w	r3, r3, #7
}
 80029be:	4618      	mov	r0, r3
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	db0b      	blt.n	80029f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	f003 021f 	and.w	r2, r3, #31
 80029e4:	4907      	ldr	r1, [pc, #28]	@ (8002a04 <__NVIC_EnableIRQ+0x38>)
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2001      	movs	r0, #1
 80029ee:	fa00 f202 	lsl.w	r2, r0, r2
 80029f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000e100 	.word	0xe000e100

08002a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	6039      	str	r1, [r7, #0]
 8002a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	db0a      	blt.n	8002a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	490c      	ldr	r1, [pc, #48]	@ (8002a54 <__NVIC_SetPriority+0x4c>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	0112      	lsls	r2, r2, #4
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a30:	e00a      	b.n	8002a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	4908      	ldr	r1, [pc, #32]	@ (8002a58 <__NVIC_SetPriority+0x50>)
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	3b04      	subs	r3, #4
 8002a40:	0112      	lsls	r2, r2, #4
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	440b      	add	r3, r1
 8002a46:	761a      	strb	r2, [r3, #24]
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000e100 	.word	0xe000e100
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b089      	sub	sp, #36	@ 0x24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f003 0307 	and.w	r3, r3, #7
 8002a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f1c3 0307 	rsb	r3, r3, #7
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	bf28      	it	cs
 8002a7a:	2304      	movcs	r3, #4
 8002a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	3304      	adds	r3, #4
 8002a82:	2b06      	cmp	r3, #6
 8002a84:	d902      	bls.n	8002a8c <NVIC_EncodePriority+0x30>
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	3b03      	subs	r3, #3
 8002a8a:	e000      	b.n	8002a8e <NVIC_EncodePriority+0x32>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a90:	f04f 32ff 	mov.w	r2, #4294967295
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43da      	mvns	r2, r3
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	401a      	ands	r2, r3
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002aae:	43d9      	mvns	r1, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab4:	4313      	orrs	r3, r2
         );
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3724      	adds	r7, #36	@ 0x24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
	...

08002ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ad4:	d301      	bcc.n	8002ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e00f      	b.n	8002afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ada:	4a0a      	ldr	r2, [pc, #40]	@ (8002b04 <SysTick_Config+0x40>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ae2:	210f      	movs	r1, #15
 8002ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae8:	f7ff ff8e 	bl	8002a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aec:	4b05      	ldr	r3, [pc, #20]	@ (8002b04 <SysTick_Config+0x40>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002af2:	4b04      	ldr	r3, [pc, #16]	@ (8002b04 <SysTick_Config+0x40>)
 8002af4:	2207      	movs	r2, #7
 8002af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	e000e010 	.word	0xe000e010

08002b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff ff29 	bl	8002968 <__NVIC_SetPriorityGrouping>
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b086      	sub	sp, #24
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	4603      	mov	r3, r0
 8002b26:	60b9      	str	r1, [r7, #8]
 8002b28:	607a      	str	r2, [r7, #4]
 8002b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b30:	f7ff ff3e 	bl	80029b0 <__NVIC_GetPriorityGrouping>
 8002b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	68b9      	ldr	r1, [r7, #8]
 8002b3a:	6978      	ldr	r0, [r7, #20]
 8002b3c:	f7ff ff8e 	bl	8002a5c <NVIC_EncodePriority>
 8002b40:	4602      	mov	r2, r0
 8002b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff ff5d 	bl	8002a08 <__NVIC_SetPriority>
}
 8002b4e:	bf00      	nop
 8002b50:	3718      	adds	r7, #24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff31 	bl	80029cc <__NVIC_EnableIRQ>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff ffa2 	bl	8002ac4 <SysTick_Config>
 8002b80:	4603      	mov	r3, r0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b98:	f7ff fc54 	bl	8002444 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e099      	b.n	8002cdc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc8:	e00f      	b.n	8002bea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bca:	f7ff fc3b 	bl	8002444 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b05      	cmp	r3, #5
 8002bd6:	d908      	bls.n	8002bea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2203      	movs	r2, #3
 8002be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e078      	b.n	8002cdc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1e8      	bne.n	8002bca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	4b38      	ldr	r3, [pc, #224]	@ (8002ce4 <HAL_DMA_Init+0x158>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d107      	bne.n	8002c54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	f023 0307 	bic.w	r3, r3, #7
 8002c6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d117      	bne.n	8002cae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00e      	beq.n	8002cae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 fa6f 	bl	8003174 <DMA_CheckFifoParam>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d008      	beq.n	8002cae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2240      	movs	r2, #64	@ 0x40
 8002ca0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002caa:	2301      	movs	r3, #1
 8002cac:	e016      	b.n	8002cdc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fa26 	bl	8003108 <DMA_CalcBaseAndBitshift>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc4:	223f      	movs	r2, #63	@ 0x3f
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	f010803f 	.word	0xf010803f

08002ce8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_DMA_Start_IT+0x26>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e040      	b.n	8002d90 <HAL_DMA_Start_IT+0xa8>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d12f      	bne.n	8002d82 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2202      	movs	r2, #2
 8002d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 f9b8 	bl	80030ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d40:	223f      	movs	r2, #63	@ 0x3f
 8002d42:	409a      	lsls	r2, r3
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0216 	orr.w	r2, r2, #22
 8002d56:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d007      	beq.n	8002d70 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0208 	orr.w	r2, r2, #8
 8002d6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 0201 	orr.w	r2, r2, #1
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	e005      	b.n	8002d8e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002da4:	4b8e      	ldr	r3, [pc, #568]	@ (8002fe0 <HAL_DMA_IRQHandler+0x248>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a8e      	ldr	r2, [pc, #568]	@ (8002fe4 <HAL_DMA_IRQHandler+0x24c>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	0a9b      	lsrs	r3, r3, #10
 8002db0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc2:	2208      	movs	r2, #8
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d01a      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d013      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0204 	bic.w	r2, r2, #4
 8002dea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df0:	2208      	movs	r2, #8
 8002df2:	409a      	lsls	r2, r3
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dfc:	f043 0201 	orr.w	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e08:	2201      	movs	r2, #1
 8002e0a:	409a      	lsls	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d012      	beq.n	8002e3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00b      	beq.n	8002e3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e26:	2201      	movs	r2, #1
 8002e28:	409a      	lsls	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e32:	f043 0202 	orr.w	r2, r3, #2
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3e:	2204      	movs	r2, #4
 8002e40:	409a      	lsls	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	4013      	ands	r3, r2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d012      	beq.n	8002e70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00b      	beq.n	8002e70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	2204      	movs	r2, #4
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e68:	f043 0204 	orr.w	r2, r3, #4
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e74:	2210      	movs	r2, #16
 8002e76:	409a      	lsls	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d043      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d03c      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e92:	2210      	movs	r2, #16
 8002e94:	409a      	lsls	r2, r3
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d018      	beq.n	8002eda <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d108      	bne.n	8002ec8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d024      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4798      	blx	r3
 8002ec6:	e01f      	b.n	8002f08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d01b      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	4798      	blx	r3
 8002ed8:	e016      	b.n	8002f08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d107      	bne.n	8002ef8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0208 	bic.w	r2, r2, #8
 8002ef6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	409a      	lsls	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 808f 	beq.w	8003038 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f000 8087 	beq.w	8003038 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2e:	2220      	movs	r2, #32
 8002f30:	409a      	lsls	r2, r3
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b05      	cmp	r3, #5
 8002f40:	d136      	bne.n	8002fb0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0216 	bic.w	r2, r2, #22
 8002f50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	695a      	ldr	r2, [r3, #20]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d103      	bne.n	8002f72 <HAL_DMA_IRQHandler+0x1da>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d007      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0208 	bic.w	r2, r2, #8
 8002f80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f86:	223f      	movs	r2, #63	@ 0x3f
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d07e      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	4798      	blx	r3
        }
        return;
 8002fae:	e079      	b.n	80030a4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d01d      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10d      	bne.n	8002fe8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d031      	beq.n	8003038 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	4798      	blx	r3
 8002fdc:	e02c      	b.n	8003038 <HAL_DMA_IRQHandler+0x2a0>
 8002fde:	bf00      	nop
 8002fe0:	20000004 	.word	0x20000004
 8002fe4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d023      	beq.n	8003038 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4798      	blx	r3
 8002ff8:	e01e      	b.n	8003038 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10f      	bne.n	8003028 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0210 	bic.w	r2, r2, #16
 8003016:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303c:	2b00      	cmp	r3, #0
 800303e:	d032      	beq.n	80030a6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b00      	cmp	r3, #0
 800304a:	d022      	beq.n	8003092 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2205      	movs	r2, #5
 8003050:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0201 	bic.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	3301      	adds	r3, #1
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	429a      	cmp	r2, r3
 800306e:	d307      	bcc.n	8003080 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f2      	bne.n	8003064 <HAL_DMA_IRQHandler+0x2cc>
 800307e:	e000      	b.n	8003082 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003080:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003096:	2b00      	cmp	r3, #0
 8003098:	d005      	beq.n	80030a6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	4798      	blx	r3
 80030a2:	e000      	b.n	80030a6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80030a4:	bf00      	nop
    }
  }
}
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
 80030b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80030c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	2b40      	cmp	r3, #64	@ 0x40
 80030d8:	d108      	bne.n	80030ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030ea:	e007      	b.n	80030fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	60da      	str	r2, [r3, #12]
}
 80030fc:	bf00      	nop
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	b2db      	uxtb	r3, r3
 8003116:	3b10      	subs	r3, #16
 8003118:	4a14      	ldr	r2, [pc, #80]	@ (800316c <DMA_CalcBaseAndBitshift+0x64>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	091b      	lsrs	r3, r3, #4
 8003120:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003122:	4a13      	ldr	r2, [pc, #76]	@ (8003170 <DMA_CalcBaseAndBitshift+0x68>)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4413      	add	r3, r2
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2b03      	cmp	r3, #3
 8003134:	d909      	bls.n	800314a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800313e:	f023 0303 	bic.w	r3, r3, #3
 8003142:	1d1a      	adds	r2, r3, #4
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	659a      	str	r2, [r3, #88]	@ 0x58
 8003148:	e007      	b.n	800315a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003152:	f023 0303 	bic.w	r3, r3, #3
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	aaaaaaab 	.word	0xaaaaaaab
 8003170:	0800b1ec 	.word	0x0800b1ec

08003174 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003184:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d11f      	bne.n	80031ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2b03      	cmp	r3, #3
 8003192:	d856      	bhi.n	8003242 <DMA_CheckFifoParam+0xce>
 8003194:	a201      	add	r2, pc, #4	@ (adr r2, 800319c <DMA_CheckFifoParam+0x28>)
 8003196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319a:	bf00      	nop
 800319c:	080031ad 	.word	0x080031ad
 80031a0:	080031bf 	.word	0x080031bf
 80031a4:	080031ad 	.word	0x080031ad
 80031a8:	08003243 	.word	0x08003243
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d046      	beq.n	8003246 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031bc:	e043      	b.n	8003246 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031c6:	d140      	bne.n	800324a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031cc:	e03d      	b.n	800324a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031d6:	d121      	bne.n	800321c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d837      	bhi.n	800324e <DMA_CheckFifoParam+0xda>
 80031de:	a201      	add	r2, pc, #4	@ (adr r2, 80031e4 <DMA_CheckFifoParam+0x70>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	080031f5 	.word	0x080031f5
 80031e8:	080031fb 	.word	0x080031fb
 80031ec:	080031f5 	.word	0x080031f5
 80031f0:	0800320d 	.word	0x0800320d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	73fb      	strb	r3, [r7, #15]
      break;
 80031f8:	e030      	b.n	800325c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d025      	beq.n	8003252 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800320a:	e022      	b.n	8003252 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003210:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003214:	d11f      	bne.n	8003256 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800321a:	e01c      	b.n	8003256 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	2b02      	cmp	r3, #2
 8003220:	d903      	bls.n	800322a <DMA_CheckFifoParam+0xb6>
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	2b03      	cmp	r3, #3
 8003226:	d003      	beq.n	8003230 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003228:	e018      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
      break;
 800322e:	e015      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00e      	beq.n	800325a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
      break;
 8003240:	e00b      	b.n	800325a <DMA_CheckFifoParam+0xe6>
      break;
 8003242:	bf00      	nop
 8003244:	e00a      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 8003246:	bf00      	nop
 8003248:	e008      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 800324a:	bf00      	nop
 800324c:	e006      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 800324e:	bf00      	nop
 8003250:	e004      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 8003252:	bf00      	nop
 8003254:	e002      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;   
 8003256:	bf00      	nop
 8003258:	e000      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 800325a:	bf00      	nop
    }
  } 
  
  return status; 
 800325c:	7bfb      	ldrb	r3, [r7, #15]
}
 800325e:	4618      	mov	r0, r3
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	@ 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003276:	2300      	movs	r3, #0
 8003278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800327a:	2300      	movs	r3, #0
 800327c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800327e:	2300      	movs	r3, #0
 8003280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003282:	2300      	movs	r3, #0
 8003284:	61fb      	str	r3, [r7, #28]
 8003286:	e16b      	b.n	8003560 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003288:	2201      	movs	r2, #1
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	4013      	ands	r3, r2
 800329a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	f040 815a 	bne.w	800355a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d005      	beq.n	80032be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d130      	bne.n	8003320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	2203      	movs	r2, #3
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43db      	mvns	r3, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4013      	ands	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032f4:	2201      	movs	r2, #1
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	091b      	lsrs	r3, r3, #4
 800330a:	f003 0201 	and.w	r2, r3, #1
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4313      	orrs	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f003 0303 	and.w	r3, r3, #3
 8003328:	2b03      	cmp	r3, #3
 800332a:	d017      	beq.n	800335c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	2203      	movs	r2, #3
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	43db      	mvns	r3, r3
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4013      	ands	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d123      	bne.n	80033b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	08da      	lsrs	r2, r3, #3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3208      	adds	r2, #8
 8003370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	220f      	movs	r2, #15
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	691a      	ldr	r2, [r3, #16]
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	08da      	lsrs	r2, r3, #3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	3208      	adds	r2, #8
 80033aa:	69b9      	ldr	r1, [r7, #24]
 80033ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	2203      	movs	r2, #3
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f003 0203 	and.w	r2, r3, #3
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f000 80b4 	beq.w	800355a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4b60      	ldr	r3, [pc, #384]	@ (8003578 <HAL_GPIO_Init+0x30c>)
 80033f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fa:	4a5f      	ldr	r2, [pc, #380]	@ (8003578 <HAL_GPIO_Init+0x30c>)
 80033fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003400:	6453      	str	r3, [r2, #68]	@ 0x44
 8003402:	4b5d      	ldr	r3, [pc, #372]	@ (8003578 <HAL_GPIO_Init+0x30c>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800340e:	4a5b      	ldr	r2, [pc, #364]	@ (800357c <HAL_GPIO_Init+0x310>)
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	089b      	lsrs	r3, r3, #2
 8003414:	3302      	adds	r3, #2
 8003416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	220f      	movs	r2, #15
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43db      	mvns	r3, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4013      	ands	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a52      	ldr	r2, [pc, #328]	@ (8003580 <HAL_GPIO_Init+0x314>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d02b      	beq.n	8003492 <HAL_GPIO_Init+0x226>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a51      	ldr	r2, [pc, #324]	@ (8003584 <HAL_GPIO_Init+0x318>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d025      	beq.n	800348e <HAL_GPIO_Init+0x222>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a50      	ldr	r2, [pc, #320]	@ (8003588 <HAL_GPIO_Init+0x31c>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d01f      	beq.n	800348a <HAL_GPIO_Init+0x21e>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a4f      	ldr	r2, [pc, #316]	@ (800358c <HAL_GPIO_Init+0x320>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d019      	beq.n	8003486 <HAL_GPIO_Init+0x21a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a4e      	ldr	r2, [pc, #312]	@ (8003590 <HAL_GPIO_Init+0x324>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d013      	beq.n	8003482 <HAL_GPIO_Init+0x216>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a4d      	ldr	r2, [pc, #308]	@ (8003594 <HAL_GPIO_Init+0x328>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00d      	beq.n	800347e <HAL_GPIO_Init+0x212>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a4c      	ldr	r2, [pc, #304]	@ (8003598 <HAL_GPIO_Init+0x32c>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d007      	beq.n	800347a <HAL_GPIO_Init+0x20e>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a4b      	ldr	r2, [pc, #300]	@ (800359c <HAL_GPIO_Init+0x330>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d101      	bne.n	8003476 <HAL_GPIO_Init+0x20a>
 8003472:	2307      	movs	r3, #7
 8003474:	e00e      	b.n	8003494 <HAL_GPIO_Init+0x228>
 8003476:	2308      	movs	r3, #8
 8003478:	e00c      	b.n	8003494 <HAL_GPIO_Init+0x228>
 800347a:	2306      	movs	r3, #6
 800347c:	e00a      	b.n	8003494 <HAL_GPIO_Init+0x228>
 800347e:	2305      	movs	r3, #5
 8003480:	e008      	b.n	8003494 <HAL_GPIO_Init+0x228>
 8003482:	2304      	movs	r3, #4
 8003484:	e006      	b.n	8003494 <HAL_GPIO_Init+0x228>
 8003486:	2303      	movs	r3, #3
 8003488:	e004      	b.n	8003494 <HAL_GPIO_Init+0x228>
 800348a:	2302      	movs	r3, #2
 800348c:	e002      	b.n	8003494 <HAL_GPIO_Init+0x228>
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <HAL_GPIO_Init+0x228>
 8003492:	2300      	movs	r3, #0
 8003494:	69fa      	ldr	r2, [r7, #28]
 8003496:	f002 0203 	and.w	r2, r2, #3
 800349a:	0092      	lsls	r2, r2, #2
 800349c:	4093      	lsls	r3, r2
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034a4:	4935      	ldr	r1, [pc, #212]	@ (800357c <HAL_GPIO_Init+0x310>)
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	3302      	adds	r3, #2
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034b2:	4b3b      	ldr	r3, [pc, #236]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034d6:	4a32      	ldr	r2, [pc, #200]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034dc:	4b30      	ldr	r3, [pc, #192]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003500:	4a27      	ldr	r2, [pc, #156]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003506:	4b26      	ldr	r3, [pc, #152]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	43db      	mvns	r3, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4013      	ands	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800352a:	4a1d      	ldr	r2, [pc, #116]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003530:	4b1b      	ldr	r3, [pc, #108]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	43db      	mvns	r3, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4013      	ands	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003554:	4a12      	ldr	r2, [pc, #72]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	3301      	adds	r3, #1
 800355e:	61fb      	str	r3, [r7, #28]
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	2b0f      	cmp	r3, #15
 8003564:	f67f ae90 	bls.w	8003288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003568:	bf00      	nop
 800356a:	bf00      	nop
 800356c:	3724      	adds	r7, #36	@ 0x24
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40023800 	.word	0x40023800
 800357c:	40013800 	.word	0x40013800
 8003580:	40020000 	.word	0x40020000
 8003584:	40020400 	.word	0x40020400
 8003588:	40020800 	.word	0x40020800
 800358c:	40020c00 	.word	0x40020c00
 8003590:	40021000 	.word	0x40021000
 8003594:	40021400 	.word	0x40021400
 8003598:	40021800 	.word	0x40021800
 800359c:	40021c00 	.word	0x40021c00
 80035a0:	40013c00 	.word	0x40013c00

080035a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691a      	ldr	r2, [r3, #16]
 80035b4:	887b      	ldrh	r3, [r7, #2]
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035bc:	2301      	movs	r3, #1
 80035be:	73fb      	strb	r3, [r7, #15]
 80035c0:	e001      	b.n	80035c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035c2:	2300      	movs	r3, #0
 80035c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	807b      	strh	r3, [r7, #2]
 80035e0:	4613      	mov	r3, r2
 80035e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e4:	787b      	ldrb	r3, [r7, #1]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ea:	887a      	ldrh	r2, [r7, #2]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035f0:	e003      	b.n	80035fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035f2:	887b      	ldrh	r3, [r7, #2]
 80035f4:	041a      	lsls	r2, r3, #16
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	619a      	str	r2, [r3, #24]
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
	...

08003608 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e12b      	b.n	8003872 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7fe fc3c 	bl	8001eac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2224      	movs	r2, #36	@ 0x24
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 0201 	bic.w	r2, r2, #1
 800364a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800365a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800366a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800366c:	f002 fd6c 	bl	8006148 <HAL_RCC_GetPCLK1Freq>
 8003670:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	4a81      	ldr	r2, [pc, #516]	@ (800387c <HAL_I2C_Init+0x274>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d807      	bhi.n	800368c <HAL_I2C_Init+0x84>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4a80      	ldr	r2, [pc, #512]	@ (8003880 <HAL_I2C_Init+0x278>)
 8003680:	4293      	cmp	r3, r2
 8003682:	bf94      	ite	ls
 8003684:	2301      	movls	r3, #1
 8003686:	2300      	movhi	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	e006      	b.n	800369a <HAL_I2C_Init+0x92>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	4a7d      	ldr	r2, [pc, #500]	@ (8003884 <HAL_I2C_Init+0x27c>)
 8003690:	4293      	cmp	r3, r2
 8003692:	bf94      	ite	ls
 8003694:	2301      	movls	r3, #1
 8003696:	2300      	movhi	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e0e7      	b.n	8003872 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	4a78      	ldr	r2, [pc, #480]	@ (8003888 <HAL_I2C_Init+0x280>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0c9b      	lsrs	r3, r3, #18
 80036ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	430a      	orrs	r2, r1
 80036c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	4a6a      	ldr	r2, [pc, #424]	@ (800387c <HAL_I2C_Init+0x274>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d802      	bhi.n	80036dc <HAL_I2C_Init+0xd4>
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	3301      	adds	r3, #1
 80036da:	e009      	b.n	80036f0 <HAL_I2C_Init+0xe8>
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036e2:	fb02 f303 	mul.w	r3, r2, r3
 80036e6:	4a69      	ldr	r2, [pc, #420]	@ (800388c <HAL_I2C_Init+0x284>)
 80036e8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ec:	099b      	lsrs	r3, r3, #6
 80036ee:	3301      	adds	r3, #1
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003702:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	495c      	ldr	r1, [pc, #368]	@ (800387c <HAL_I2C_Init+0x274>)
 800370c:	428b      	cmp	r3, r1
 800370e:	d819      	bhi.n	8003744 <HAL_I2C_Init+0x13c>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1e59      	subs	r1, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	fbb1 f3f3 	udiv	r3, r1, r3
 800371e:	1c59      	adds	r1, r3, #1
 8003720:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003724:	400b      	ands	r3, r1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <HAL_I2C_Init+0x138>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1e59      	subs	r1, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	fbb1 f3f3 	udiv	r3, r1, r3
 8003738:	3301      	adds	r3, #1
 800373a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373e:	e051      	b.n	80037e4 <HAL_I2C_Init+0x1dc>
 8003740:	2304      	movs	r3, #4
 8003742:	e04f      	b.n	80037e4 <HAL_I2C_Init+0x1dc>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d111      	bne.n	8003770 <HAL_I2C_Init+0x168>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1e58      	subs	r0, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	440b      	add	r3, r1
 800375a:	fbb0 f3f3 	udiv	r3, r0, r3
 800375e:	3301      	adds	r3, #1
 8003760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003764:	2b00      	cmp	r3, #0
 8003766:	bf0c      	ite	eq
 8003768:	2301      	moveq	r3, #1
 800376a:	2300      	movne	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	e012      	b.n	8003796 <HAL_I2C_Init+0x18e>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	1e58      	subs	r0, r3, #1
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6859      	ldr	r1, [r3, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	0099      	lsls	r1, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	fbb0 f3f3 	udiv	r3, r0, r3
 8003786:	3301      	adds	r3, #1
 8003788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800378c:	2b00      	cmp	r3, #0
 800378e:	bf0c      	ite	eq
 8003790:	2301      	moveq	r3, #1
 8003792:	2300      	movne	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <HAL_I2C_Init+0x196>
 800379a:	2301      	movs	r3, #1
 800379c:	e022      	b.n	80037e4 <HAL_I2C_Init+0x1dc>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10e      	bne.n	80037c4 <HAL_I2C_Init+0x1bc>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	1e58      	subs	r0, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6859      	ldr	r1, [r3, #4]
 80037ae:	460b      	mov	r3, r1
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	440b      	add	r3, r1
 80037b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80037b8:	3301      	adds	r3, #1
 80037ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037c2:	e00f      	b.n	80037e4 <HAL_I2C_Init+0x1dc>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	1e58      	subs	r0, r3, #1
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6859      	ldr	r1, [r3, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	440b      	add	r3, r1
 80037d2:	0099      	lsls	r1, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037da:	3301      	adds	r3, #1
 80037dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	6809      	ldr	r1, [r1, #0]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69da      	ldr	r2, [r3, #28]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	431a      	orrs	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003812:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6911      	ldr	r1, [r2, #16]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	68d2      	ldr	r2, [r2, #12]
 800381e:	4311      	orrs	r1, r2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6812      	ldr	r2, [r2, #0]
 8003824:	430b      	orrs	r3, r1
 8003826:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695a      	ldr	r2, [r3, #20]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	000186a0 	.word	0x000186a0
 8003880:	001e847f 	.word	0x001e847f
 8003884:	003d08ff 	.word	0x003d08ff
 8003888:	431bde83 	.word	0x431bde83
 800388c:	10624dd3 	.word	0x10624dd3

08003890 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e128      	b.n	8003af4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a90      	ldr	r2, [pc, #576]	@ (8003afc <HAL_I2S_Init+0x26c>)
 80038ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7fe fb3d 	bl	8001f3c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69db      	ldr	r3, [r3, #28]
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80038d8:	f023 030f 	bic.w	r3, r3, #15
 80038dc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2202      	movs	r2, #2
 80038e4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d060      	beq.n	80039b0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d102      	bne.n	80038fc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80038f6:	2310      	movs	r3, #16
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	e001      	b.n	8003900 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80038fc:	2320      	movs	r3, #32
 80038fe:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b20      	cmp	r3, #32
 8003906:	d802      	bhi.n	800390e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800390e:	2001      	movs	r0, #1
 8003910:	f002 fd10 	bl	8006334 <HAL_RCCEx_GetPeriphCLKFreq>
 8003914:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800391e:	d125      	bne.n	800396c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d010      	beq.n	800394a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	461a      	mov	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	3305      	adds	r3, #5
 8003946:	613b      	str	r3, [r7, #16]
 8003948:	e01f      	b.n	800398a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	00db      	lsls	r3, r3, #3
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	fbb2 f2f3 	udiv	r2, r2, r3
 8003954:	4613      	mov	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	461a      	mov	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	fbb2 f3f3 	udiv	r3, r2, r3
 8003966:	3305      	adds	r3, #5
 8003968:	613b      	str	r3, [r7, #16]
 800396a:	e00e      	b.n	800398a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	fbb2 f2f3 	udiv	r2, r2, r3
 8003974:	4613      	mov	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4413      	add	r3, r2
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	461a      	mov	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	fbb2 f3f3 	udiv	r3, r2, r3
 8003986:	3305      	adds	r3, #5
 8003988:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4a5c      	ldr	r2, [pc, #368]	@ (8003b00 <HAL_I2S_Init+0x270>)
 800398e:	fba2 2303 	umull	r2, r3, r2, r3
 8003992:	08db      	lsrs	r3, r3, #3
 8003994:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	085b      	lsrs	r3, r3, #1
 80039a6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	021b      	lsls	r3, r3, #8
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	e003      	b.n	80039b8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80039b0:	2302      	movs	r3, #2
 80039b2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d902      	bls.n	80039c4 <HAL_I2S_Init+0x134>
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	2bff      	cmp	r3, #255	@ 0xff
 80039c2:	d907      	bls.n	80039d4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c8:	f043 0210 	orr.w	r2, r3, #16
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e08f      	b.n	8003af4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	ea42 0103 	orr.w	r1, r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	69fa      	ldr	r2, [r7, #28]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80039f2:	f023 030f 	bic.w	r3, r3, #15
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6851      	ldr	r1, [r2, #4]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6892      	ldr	r2, [r2, #8]
 80039fe:	4311      	orrs	r1, r2
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	68d2      	ldr	r2, [r2, #12]
 8003a04:	4311      	orrs	r1, r2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6992      	ldr	r2, [r2, #24]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a16:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d161      	bne.n	8003ae4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a38      	ldr	r2, [pc, #224]	@ (8003b04 <HAL_I2S_Init+0x274>)
 8003a24:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a37      	ldr	r2, [pc, #220]	@ (8003b08 <HAL_I2S_Init+0x278>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d101      	bne.n	8003a34 <HAL_I2S_Init+0x1a4>
 8003a30:	4b36      	ldr	r3, [pc, #216]	@ (8003b0c <HAL_I2S_Init+0x27c>)
 8003a32:	e001      	b.n	8003a38 <HAL_I2S_Init+0x1a8>
 8003a34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	4932      	ldr	r1, [pc, #200]	@ (8003b08 <HAL_I2S_Init+0x278>)
 8003a40:	428a      	cmp	r2, r1
 8003a42:	d101      	bne.n	8003a48 <HAL_I2S_Init+0x1b8>
 8003a44:	4a31      	ldr	r2, [pc, #196]	@ (8003b0c <HAL_I2S_Init+0x27c>)
 8003a46:	e001      	b.n	8003a4c <HAL_I2S_Init+0x1bc>
 8003a48:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a4c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a50:	f023 030f 	bic.w	r3, r3, #15
 8003a54:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a2b      	ldr	r2, [pc, #172]	@ (8003b08 <HAL_I2S_Init+0x278>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d101      	bne.n	8003a64 <HAL_I2S_Init+0x1d4>
 8003a60:	4b2a      	ldr	r3, [pc, #168]	@ (8003b0c <HAL_I2S_Init+0x27c>)
 8003a62:	e001      	b.n	8003a68 <HAL_I2S_Init+0x1d8>
 8003a64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a68:	2202      	movs	r2, #2
 8003a6a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a25      	ldr	r2, [pc, #148]	@ (8003b08 <HAL_I2S_Init+0x278>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d101      	bne.n	8003a7a <HAL_I2S_Init+0x1ea>
 8003a76:	4b25      	ldr	r3, [pc, #148]	@ (8003b0c <HAL_I2S_Init+0x27c>)
 8003a78:	e001      	b.n	8003a7e <HAL_I2S_Init+0x1ee>
 8003a7a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a8a:	d003      	beq.n	8003a94 <HAL_I2S_Init+0x204>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d103      	bne.n	8003a9c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003a94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a98:	613b      	str	r3, [r7, #16]
 8003a9a:	e001      	b.n	8003aa0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	897b      	ldrh	r3, [r7, #10]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003acc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8003b08 <HAL_I2S_Init+0x278>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d101      	bne.n	8003adc <HAL_I2S_Init+0x24c>
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b0c <HAL_I2S_Init+0x27c>)
 8003ada:	e001      	b.n	8003ae0 <HAL_I2S_Init+0x250>
 8003adc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ae0:	897a      	ldrh	r2, [r7, #10]
 8003ae2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3720      	adds	r7, #32
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	08003dfd 	.word	0x08003dfd
 8003b00:	cccccccd 	.word	0xcccccccd
 8003b04:	08003f11 	.word	0x08003f11
 8003b08:	40003800 	.word	0x40003800
 8003b0c:	40003400 	.word	0x40003400

08003b10 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d002      	beq.n	8003b2a <HAL_I2S_Transmit_DMA+0x1a>
 8003b24:	88fb      	ldrh	r3, [r7, #6]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e08a      	b.n	8003c44 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d001      	beq.n	8003b3e <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	e082      	b.n	8003c44 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_I2S_Transmit_DMA+0x3e>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e07a      	b.n	8003c44 <HAL_I2S_Transmit_DMA+0x134>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2203      	movs	r2, #3
 8003b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2200      	movs	r2, #0
 8003b62:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d002      	beq.n	8003b82 <HAL_I2S_Transmit_DMA+0x72>
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b05      	cmp	r3, #5
 8003b80:	d10a      	bne.n	8003b98 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003b82:	88fb      	ldrh	r3, [r7, #6]
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b96:	e005      	b.n	8003ba4 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	88fa      	ldrh	r2, [r7, #6]
 8003b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	88fa      	ldrh	r2, [r7, #6]
 8003ba2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba8:	4a28      	ldr	r2, [pc, #160]	@ (8003c4c <HAL_I2S_Transmit_DMA+0x13c>)
 8003baa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb0:	4a27      	ldr	r2, [pc, #156]	@ (8003c50 <HAL_I2S_Transmit_DMA+0x140>)
 8003bb2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb8:	4a26      	ldr	r2, [pc, #152]	@ (8003c54 <HAL_I2S_Transmit_DMA+0x144>)
 8003bba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003bc4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003bcc:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003bd4:	f7ff f888 	bl	8002ce8 <HAL_DMA_Start_IT>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00f      	beq.n	8003bfe <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be2:	f043 0208 	orr.w	r2, r3, #8
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e022      	b.n	8003c44 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d107      	bne.n	8003c24 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0202 	orr.w	r2, r2, #2
 8003c22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d107      	bne.n	8003c42 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69da      	ldr	r2, [r3, #28]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c40:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	08003cdb 	.word	0x08003cdb
 8003c50:	08003c99 	.word	0x08003c99
 8003c54:	08003cf7 	.word	0x08003cf7

08003c58 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	4798      	blx	r3
}
 8003c68:	bf00      	nop
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10e      	bne.n	8003ccc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0202 	bic.w	r2, r2, #2
 8003cbc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f7fc fe55 	bl	800097c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f7fc fe35 	bl	8000958 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003cee:	bf00      	nop
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b084      	sub	sp, #16
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0203 	bic.w	r2, r2, #3
 8003d12:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2c:	f043 0208 	orr.w	r2, r3, #8
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f7ff ffa5 	bl	8003c84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003d3a:	bf00      	nop
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b082      	sub	sp, #8
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	881a      	ldrh	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	1c9a      	adds	r2, r3, #2
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	3b01      	subs	r3, #1
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10e      	bne.n	8003d96 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d86:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7fc fdf3 	bl	800097c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	b292      	uxth	r2, r2
 8003db2:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db8:	1c9a      	adds	r2, r3, #2
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10e      	bne.n	8003df4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685a      	ldr	r2, [r3, #4]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003de4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f7ff ff3e 	bl	8003c70 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d13a      	bne.n	8003e8e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d109      	bne.n	8003e36 <I2S_IRQHandler+0x3a>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2c:	2b40      	cmp	r3, #64	@ 0x40
 8003e2e:	d102      	bne.n	8003e36 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7ff ffb4 	bl	8003d9e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e3c:	2b40      	cmp	r3, #64	@ 0x40
 8003e3e:	d126      	bne.n	8003e8e <I2S_IRQHandler+0x92>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d11f      	bne.n	8003e8e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e5c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e5e:	2300      	movs	r3, #0
 8003e60:	613b      	str	r3, [r7, #16]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	613b      	str	r3, [r7, #16]
 8003e72:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e80:	f043 0202 	orr.w	r2, r3, #2
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff fefb 	bl	8003c84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d136      	bne.n	8003f08 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d109      	bne.n	8003eb8 <I2S_IRQHandler+0xbc>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eae:	2b80      	cmp	r3, #128	@ 0x80
 8003eb0:	d102      	bne.n	8003eb8 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7ff ff45 	bl	8003d42 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b08      	cmp	r3, #8
 8003ec0:	d122      	bne.n	8003f08 <I2S_IRQHandler+0x10c>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f003 0320 	and.w	r3, r3, #32
 8003ecc:	2b20      	cmp	r3, #32
 8003ece:	d11b      	bne.n	8003f08 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ede:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	60fb      	str	r3, [r7, #12]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	f043 0204 	orr.w	r2, r3, #4
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7ff febe 	bl	8003c84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f08:	bf00      	nop
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b088      	sub	sp, #32
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a92      	ldr	r2, [pc, #584]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d101      	bne.n	8003f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003f2a:	4b92      	ldr	r3, [pc, #584]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f2c:	e001      	b.n	8003f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003f2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a8b      	ldr	r2, [pc, #556]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d101      	bne.n	8003f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003f48:	4b8a      	ldr	r3, [pc, #552]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f4a:	e001      	b.n	8003f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003f4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f5c:	d004      	beq.n	8003f68 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f040 8099 	bne.w	800409a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d107      	bne.n	8003f82 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d002      	beq.n	8003f82 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f925 	bl	80041cc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d107      	bne.n	8003f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f9c8 	bl	800432c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa2:	2b40      	cmp	r3, #64	@ 0x40
 8003fa4:	d13a      	bne.n	800401c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f003 0320 	and.w	r3, r3, #32
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d035      	beq.n	800401c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a6e      	ldr	r2, [pc, #440]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003fba:	4b6e      	ldr	r3, [pc, #440]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fbc:	e001      	b.n	8003fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003fbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4969      	ldr	r1, [pc, #420]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fca:	428b      	cmp	r3, r1
 8003fcc:	d101      	bne.n	8003fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003fce:	4b69      	ldr	r3, [pc, #420]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd0:	e001      	b.n	8003fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003fd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fda:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400e:	f043 0202 	orr.w	r2, r3, #2
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7ff fe34 	bl	8003c84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b08      	cmp	r3, #8
 8004024:	f040 80c3 	bne.w	80041ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f003 0320 	and.w	r3, r3, #32
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 80bd 	beq.w	80041ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	685a      	ldr	r2, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004042:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a49      	ldr	r2, [pc, #292]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d101      	bne.n	8004052 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800404e:	4b49      	ldr	r3, [pc, #292]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004050:	e001      	b.n	8004056 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004052:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4944      	ldr	r1, [pc, #272]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800405e:	428b      	cmp	r3, r1
 8004060:	d101      	bne.n	8004066 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004062:	4b44      	ldr	r3, [pc, #272]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004064:	e001      	b.n	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004066:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800406a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800406e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004070:	2300      	movs	r3, #0
 8004072:	60bb      	str	r3, [r7, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408a:	f043 0204 	orr.w	r2, r3, #4
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7ff fdf6 	bl	8003c84 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004098:	e089      	b.n	80041ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d107      	bne.n	80040b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f8be 	bl	8004230 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d107      	bne.n	80040ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f8fd 	bl	80042c8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d4:	2b40      	cmp	r3, #64	@ 0x40
 80040d6:	d12f      	bne.n	8004138 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f003 0320 	and.w	r3, r3, #32
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d02a      	beq.n	8004138 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040f0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d101      	bne.n	8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80040fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040fe:	e001      	b.n	8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004100:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4919      	ldr	r1, [pc, #100]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800410c:	428b      	cmp	r3, r1
 800410e:	d101      	bne.n	8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004110:	4b18      	ldr	r3, [pc, #96]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004112:	e001      	b.n	8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004114:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004118:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800411c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412a:	f043 0202 	orr.w	r2, r3, #2
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7ff fda6 	bl	8003c84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	f003 0308 	and.w	r3, r3, #8
 800413e:	2b08      	cmp	r3, #8
 8004140:	d136      	bne.n	80041b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f003 0320 	and.w	r3, r3, #32
 8004148:	2b00      	cmp	r3, #0
 800414a:	d031      	beq.n	80041b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a07      	ldr	r2, [pc, #28]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d101      	bne.n	800415a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004156:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004158:	e001      	b.n	800415e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800415a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4902      	ldr	r1, [pc, #8]	@ (8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004166:	428b      	cmp	r3, r1
 8004168:	d106      	bne.n	8004178 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800416a:	4b02      	ldr	r3, [pc, #8]	@ (8004174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800416c:	e006      	b.n	800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800416e:	bf00      	nop
 8004170:	40003800 	.word	0x40003800
 8004174:	40003400 	.word	0x40003400
 8004178:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800417c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004180:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004190:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419e:	f043 0204 	orr.w	r2, r3, #4
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f7ff fd6c 	bl	8003c84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041ac:	e000      	b.n	80041b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041ae:	bf00      	nop
}
 80041b0:	bf00      	nop
 80041b2:	3720      	adds	r7, #32
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	1c99      	adds	r1, r3, #2
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6251      	str	r1, [r2, #36]	@ 0x24
 80041de:	881a      	ldrh	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d113      	bne.n	8004226 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800420c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004212:	b29b      	uxth	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d106      	bne.n	8004226 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f7ff ffc9 	bl	80041b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004226:	bf00      	nop
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
	...

08004230 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	1c99      	adds	r1, r3, #2
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	6251      	str	r1, [r2, #36]	@ 0x24
 8004242:	8819      	ldrh	r1, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1d      	ldr	r2, [pc, #116]	@ (80042c0 <I2SEx_TxISR_I2SExt+0x90>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d101      	bne.n	8004252 <I2SEx_TxISR_I2SExt+0x22>
 800424e:	4b1d      	ldr	r3, [pc, #116]	@ (80042c4 <I2SEx_TxISR_I2SExt+0x94>)
 8004250:	e001      	b.n	8004256 <I2SEx_TxISR_I2SExt+0x26>
 8004252:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004256:	460a      	mov	r2, r1
 8004258:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d121      	bne.n	80042b6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a12      	ldr	r2, [pc, #72]	@ (80042c0 <I2SEx_TxISR_I2SExt+0x90>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d101      	bne.n	8004280 <I2SEx_TxISR_I2SExt+0x50>
 800427c:	4b11      	ldr	r3, [pc, #68]	@ (80042c4 <I2SEx_TxISR_I2SExt+0x94>)
 800427e:	e001      	b.n	8004284 <I2SEx_TxISR_I2SExt+0x54>
 8004280:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	490d      	ldr	r1, [pc, #52]	@ (80042c0 <I2SEx_TxISR_I2SExt+0x90>)
 800428c:	428b      	cmp	r3, r1
 800428e:	d101      	bne.n	8004294 <I2SEx_TxISR_I2SExt+0x64>
 8004290:	4b0c      	ldr	r3, [pc, #48]	@ (80042c4 <I2SEx_TxISR_I2SExt+0x94>)
 8004292:	e001      	b.n	8004298 <I2SEx_TxISR_I2SExt+0x68>
 8004294:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004298:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800429c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d106      	bne.n	80042b6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7ff ff81 	bl	80041b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042b6:	bf00      	nop
 80042b8:	3708      	adds	r7, #8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40003800 	.word	0x40003800
 80042c4:	40003400 	.word	0x40003400

080042c8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68d8      	ldr	r0, [r3, #12]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	1c99      	adds	r1, r3, #2
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042e0:	b282      	uxth	r2, r0
 80042e2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d113      	bne.n	8004324 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800430a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d106      	bne.n	8004324 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff ff4a 	bl	80041b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004324:	bf00      	nop
 8004326:	3708      	adds	r7, #8
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a20      	ldr	r2, [pc, #128]	@ (80043bc <I2SEx_RxISR_I2SExt+0x90>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d101      	bne.n	8004342 <I2SEx_RxISR_I2SExt+0x16>
 800433e:	4b20      	ldr	r3, [pc, #128]	@ (80043c0 <I2SEx_RxISR_I2SExt+0x94>)
 8004340:	e001      	b.n	8004346 <I2SEx_RxISR_I2SExt+0x1a>
 8004342:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004346:	68d8      	ldr	r0, [r3, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434c:	1c99      	adds	r1, r3, #2
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004352:	b282      	uxth	r2, r0
 8004354:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004368:	b29b      	uxth	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d121      	bne.n	80043b2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a12      	ldr	r2, [pc, #72]	@ (80043bc <I2SEx_RxISR_I2SExt+0x90>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d101      	bne.n	800437c <I2SEx_RxISR_I2SExt+0x50>
 8004378:	4b11      	ldr	r3, [pc, #68]	@ (80043c0 <I2SEx_RxISR_I2SExt+0x94>)
 800437a:	e001      	b.n	8004380 <I2SEx_RxISR_I2SExt+0x54>
 800437c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	490d      	ldr	r1, [pc, #52]	@ (80043bc <I2SEx_RxISR_I2SExt+0x90>)
 8004388:	428b      	cmp	r3, r1
 800438a:	d101      	bne.n	8004390 <I2SEx_RxISR_I2SExt+0x64>
 800438c:	4b0c      	ldr	r3, [pc, #48]	@ (80043c0 <I2SEx_RxISR_I2SExt+0x94>)
 800438e:	e001      	b.n	8004394 <I2SEx_RxISR_I2SExt+0x68>
 8004390:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004394:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004398:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439e:	b29b      	uxth	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d106      	bne.n	80043b2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f7ff ff03 	bl	80041b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043b2:	bf00      	nop
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40003800 	.word	0x40003800
 80043c0:	40003400 	.word	0x40003400

080043c4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af02      	add	r7, sp, #8
 80043ca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e101      	b.n	80045da <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d106      	bne.n	80043f6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f005 fd31 	bl	8009e58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2203      	movs	r2, #3
 80043fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004404:	d102      	bne.n	800440c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4618      	mov	r0, r3
 8004412:	f002 f990 	bl	8006736 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	7c1a      	ldrb	r2, [r3, #16]
 800441e:	f88d 2000 	strb.w	r2, [sp]
 8004422:	3304      	adds	r3, #4
 8004424:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004426:	f002 f86e 	bl	8006506 <USB_CoreInit>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d005      	beq.n	800443c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e0ce      	b.n	80045da <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2100      	movs	r1, #0
 8004442:	4618      	mov	r0, r3
 8004444:	f002 f988 	bl	8006758 <USB_SetCurrentMode>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e0bf      	b.n	80045da <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800445a:	2300      	movs	r3, #0
 800445c:	73fb      	strb	r3, [r7, #15]
 800445e:	e04a      	b.n	80044f6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004460:	7bfa      	ldrb	r2, [r7, #15]
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	4613      	mov	r3, r2
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	4413      	add	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	440b      	add	r3, r1
 800446e:	3315      	adds	r3, #21
 8004470:	2201      	movs	r2, #1
 8004472:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004474:	7bfa      	ldrb	r2, [r7, #15]
 8004476:	6879      	ldr	r1, [r7, #4]
 8004478:	4613      	mov	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	4413      	add	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	440b      	add	r3, r1
 8004482:	3314      	adds	r3, #20
 8004484:	7bfa      	ldrb	r2, [r7, #15]
 8004486:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004488:	7bfa      	ldrb	r2, [r7, #15]
 800448a:	7bfb      	ldrb	r3, [r7, #15]
 800448c:	b298      	uxth	r0, r3
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	4613      	mov	r3, r2
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4413      	add	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	332e      	adds	r3, #46	@ 0x2e
 800449c:	4602      	mov	r2, r0
 800449e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044a0:	7bfa      	ldrb	r2, [r7, #15]
 80044a2:	6879      	ldr	r1, [r7, #4]
 80044a4:	4613      	mov	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	440b      	add	r3, r1
 80044ae:	3318      	adds	r3, #24
 80044b0:	2200      	movs	r2, #0
 80044b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044b4:	7bfa      	ldrb	r2, [r7, #15]
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	331c      	adds	r3, #28
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044c8:	7bfa      	ldrb	r2, [r7, #15]
 80044ca:	6879      	ldr	r1, [r7, #4]
 80044cc:	4613      	mov	r3, r2
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	4413      	add	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	3320      	adds	r3, #32
 80044d8:	2200      	movs	r2, #0
 80044da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044dc:	7bfa      	ldrb	r2, [r7, #15]
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	4613      	mov	r3, r2
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	3324      	adds	r3, #36	@ 0x24
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
 80044f2:	3301      	adds	r3, #1
 80044f4:	73fb      	strb	r3, [r7, #15]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	791b      	ldrb	r3, [r3, #4]
 80044fa:	7bfa      	ldrb	r2, [r7, #15]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d3af      	bcc.n	8004460 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004500:	2300      	movs	r3, #0
 8004502:	73fb      	strb	r3, [r7, #15]
 8004504:	e044      	b.n	8004590 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004506:	7bfa      	ldrb	r2, [r7, #15]
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	4613      	mov	r3, r2
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	4413      	add	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004518:	2200      	movs	r2, #0
 800451a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800451c:	7bfa      	ldrb	r2, [r7, #15]
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	4413      	add	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800452e:	7bfa      	ldrb	r2, [r7, #15]
 8004530:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004532:	7bfa      	ldrb	r2, [r7, #15]
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004544:	2200      	movs	r2, #0
 8004546:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004548:	7bfa      	ldrb	r2, [r7, #15]
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	4613      	mov	r3, r2
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	440b      	add	r3, r1
 8004556:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800455e:	7bfa      	ldrb	r2, [r7, #15]
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	4613      	mov	r3, r2
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	4413      	add	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	440b      	add	r3, r1
 800456c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004570:	2200      	movs	r2, #0
 8004572:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004574:	7bfa      	ldrb	r2, [r7, #15]
 8004576:	6879      	ldr	r1, [r7, #4]
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004586:	2200      	movs	r2, #0
 8004588:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	3301      	adds	r3, #1
 800458e:	73fb      	strb	r3, [r7, #15]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	791b      	ldrb	r3, [r3, #4]
 8004594:	7bfa      	ldrb	r2, [r7, #15]
 8004596:	429a      	cmp	r2, r3
 8004598:	d3b5      	bcc.n	8004506 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	7c1a      	ldrb	r2, [r3, #16]
 80045a2:	f88d 2000 	strb.w	r2, [sp]
 80045a6:	3304      	adds	r3, #4
 80045a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045aa:	f002 f921 	bl	80067f0 <USB_DevInit>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d005      	beq.n	80045c0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2202      	movs	r2, #2
 80045b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e00c      	b.n	80045da <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f003 f96b 	bl	80078ae <USB_DevDisconnect>

  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b084      	sub	sp, #16
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_PCD_Start+0x1c>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e022      	b.n	8004644 <HAL_PCD_Start+0x62>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d009      	beq.n	8004626 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004616:	2b01      	cmp	r3, #1
 8004618:	d105      	bne.n	8004626 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f002 f872 	bl	8006714 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4618      	mov	r0, r3
 8004636:	f003 f919 	bl	800786c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3710      	adds	r7, #16
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800464c:	b590      	push	{r4, r7, lr}
 800464e:	b08d      	sub	sp, #52	@ 0x34
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f003 f9d7 	bl	8007a16 <USB_GetMode>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	f040 848c 	bne.w	8004f88 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4618      	mov	r0, r3
 8004676:	f003 f93b 	bl	80078f0 <USB_ReadInterrupts>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 8482 	beq.w	8004f86 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	0a1b      	lsrs	r3, r3, #8
 800468c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4618      	mov	r0, r3
 800469c:	f003 f928 	bl	80078f0 <USB_ReadInterrupts>
 80046a0:	4603      	mov	r3, r0
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d107      	bne.n	80046ba <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	695a      	ldr	r2, [r3, #20]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f002 0202 	and.w	r2, r2, #2
 80046b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f003 f916 	bl	80078f0 <USB_ReadInterrupts>
 80046c4:	4603      	mov	r3, r0
 80046c6:	f003 0310 	and.w	r3, r3, #16
 80046ca:	2b10      	cmp	r3, #16
 80046cc:	d161      	bne.n	8004792 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699a      	ldr	r2, [r3, #24]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0210 	bic.w	r2, r2, #16
 80046dc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80046de:	6a3b      	ldr	r3, [r7, #32]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	f003 020f 	and.w	r2, r3, #15
 80046ea:	4613      	mov	r3, r2
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	4413      	add	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	4413      	add	r3, r2
 80046fa:	3304      	adds	r3, #4
 80046fc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004704:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004708:	d124      	bne.n	8004754 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004710:	4013      	ands	r3, r2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d035      	beq.n	8004782 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004720:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004724:	b29b      	uxth	r3, r3
 8004726:	461a      	mov	r2, r3
 8004728:	6a38      	ldr	r0, [r7, #32]
 800472a:	f002 ff4d 	bl	80075c8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	68da      	ldr	r2, [r3, #12]
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800473a:	441a      	add	r2, r3
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	695a      	ldr	r2, [r3, #20]
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	091b      	lsrs	r3, r3, #4
 8004748:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800474c:	441a      	add	r2, r3
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	615a      	str	r2, [r3, #20]
 8004752:	e016      	b.n	8004782 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800475a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800475e:	d110      	bne.n	8004782 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004766:	2208      	movs	r2, #8
 8004768:	4619      	mov	r1, r3
 800476a:	6a38      	ldr	r0, [r7, #32]
 800476c:	f002 ff2c 	bl	80075c8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	695a      	ldr	r2, [r3, #20]
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	091b      	lsrs	r3, r3, #4
 8004778:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800477c:	441a      	add	r2, r3
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	699a      	ldr	r2, [r3, #24]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 0210 	orr.w	r2, r2, #16
 8004790:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f003 f8aa 	bl	80078f0 <USB_ReadInterrupts>
 800479c:	4603      	mov	r3, r0
 800479e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047a2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047a6:	f040 80a7 	bne.w	80048f8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f003 f8af 	bl	8007916 <USB_ReadDevAllOutEpInterrupt>
 80047b8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80047ba:	e099      	b.n	80048f0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80047bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 808e 	beq.w	80048e4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ce:	b2d2      	uxtb	r2, r2
 80047d0:	4611      	mov	r1, r2
 80047d2:	4618      	mov	r0, r3
 80047d4:	f003 f8d3 	bl	800797e <USB_ReadDevOutEPInterrupt>
 80047d8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00c      	beq.n	80047fe <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80047e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e6:	015a      	lsls	r2, r3, #5
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	4413      	add	r3, r2
 80047ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047f0:	461a      	mov	r2, r3
 80047f2:	2301      	movs	r3, #1
 80047f4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80047f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 fea3 	bl	8005544 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00c      	beq.n	8004822 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	4413      	add	r3, r2
 8004810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004814:	461a      	mov	r2, r3
 8004816:	2308      	movs	r3, #8
 8004818:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800481a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 ff79 	bl	8005714 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f003 0310 	and.w	r3, r3, #16
 8004828:	2b00      	cmp	r3, #0
 800482a:	d008      	beq.n	800483e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800482c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482e:	015a      	lsls	r2, r3, #5
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	4413      	add	r3, r2
 8004834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004838:	461a      	mov	r2, r3
 800483a:	2310      	movs	r3, #16
 800483c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d030      	beq.n	80048aa <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004848:	6a3b      	ldr	r3, [r7, #32]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004850:	2b80      	cmp	r3, #128	@ 0x80
 8004852:	d109      	bne.n	8004868 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	69fa      	ldr	r2, [r7, #28]
 800485e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004866:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800486a:	4613      	mov	r3, r2
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4413      	add	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	4413      	add	r3, r2
 800487a:	3304      	adds	r3, #4
 800487c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	78db      	ldrb	r3, [r3, #3]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d108      	bne.n	8004898 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	2200      	movs	r2, #0
 800488a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	b2db      	uxtb	r3, r3
 8004890:	4619      	mov	r1, r3
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f005 fbf4 	bl	800a080 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489a:	015a      	lsls	r2, r3, #5
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	4413      	add	r3, r2
 80048a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a4:	461a      	mov	r2, r3
 80048a6:	2302      	movs	r3, #2
 80048a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f003 0320 	and.w	r3, r3, #32
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	4413      	add	r3, r2
 80048bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c0:	461a      	mov	r2, r3
 80048c2:	2320      	movs	r3, #32
 80048c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d009      	beq.n	80048e4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	015a      	lsls	r2, r3, #5
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	4413      	add	r3, r2
 80048d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048dc:	461a      	mov	r2, r3
 80048de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80048e2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	3301      	adds	r3, #1
 80048e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80048ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ec:	085b      	lsrs	r3, r3, #1
 80048ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	f47f af62 	bne.w	80047bc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f002 fff7 	bl	80078f0 <USB_ReadInterrupts>
 8004902:	4603      	mov	r3, r0
 8004904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004908:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800490c:	f040 80db 	bne.w	8004ac6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4618      	mov	r0, r3
 8004916:	f003 f818 	bl	800794a <USB_ReadDevAllInEpInterrupt>
 800491a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004920:	e0cd      	b.n	8004abe <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004924:	f003 0301 	and.w	r3, r3, #1
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 80c2 	beq.w	8004ab2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004934:	b2d2      	uxtb	r2, r2
 8004936:	4611      	mov	r1, r2
 8004938:	4618      	mov	r0, r3
 800493a:	f003 f83e 	bl	80079ba <USB_ReadDevInEPInterrupt>
 800493e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d057      	beq.n	80049fa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	2201      	movs	r2, #1
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800495e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	43db      	mvns	r3, r3
 8004964:	69f9      	ldr	r1, [r7, #28]
 8004966:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800496a:	4013      	ands	r3, r2
 800496c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	015a      	lsls	r2, r3, #5
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800497a:	461a      	mov	r2, r3
 800497c:	2301      	movs	r3, #1
 800497e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	799b      	ldrb	r3, [r3, #6]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d132      	bne.n	80049ee <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004988:	6879      	ldr	r1, [r7, #4]
 800498a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800498c:	4613      	mov	r3, r2
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	4413      	add	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	440b      	add	r3, r1
 8004996:	3320      	adds	r3, #32
 8004998:	6819      	ldr	r1, [r3, #0]
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800499e:	4613      	mov	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	4403      	add	r3, r0
 80049a8:	331c      	adds	r3, #28
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4419      	add	r1, r3
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b2:	4613      	mov	r3, r2
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	4413      	add	r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	4403      	add	r3, r0
 80049bc:	3320      	adds	r3, #32
 80049be:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80049c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d113      	bne.n	80049ee <HAL_PCD_IRQHandler+0x3a2>
 80049c6:	6879      	ldr	r1, [r7, #4]
 80049c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ca:	4613      	mov	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	4413      	add	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	3324      	adds	r3, #36	@ 0x24
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d108      	bne.n	80049ee <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6818      	ldr	r0, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80049e6:	461a      	mov	r2, r3
 80049e8:	2101      	movs	r1, #1
 80049ea:	f003 f845 	bl	8007a78 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f005 fabe 	bl	8009f76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a10:	461a      	mov	r2, r3
 8004a12:	2308      	movs	r3, #8
 8004a14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d008      	beq.n	8004a32 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a22:	015a      	lsls	r2, r3, #5
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	4413      	add	r3, r2
 8004a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	2310      	movs	r3, #16
 8004a30:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d008      	beq.n	8004a4e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3e:	015a      	lsls	r2, r3, #5
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	4413      	add	r3, r2
 8004a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a48:	461a      	mov	r2, r3
 8004a4a:	2340      	movs	r3, #64	@ 0x40
 8004a4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d023      	beq.n	8004aa0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5a:	6a38      	ldr	r0, [r7, #32]
 8004a5c:	f002 f82c 	bl	8006ab8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004a60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a62:	4613      	mov	r3, r2
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	3310      	adds	r3, #16
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	4413      	add	r3, r2
 8004a70:	3304      	adds	r3, #4
 8004a72:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	78db      	ldrb	r3, [r3, #3]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d108      	bne.n	8004a8e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	4619      	mov	r1, r3
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f005 fb0b 	bl	800a0a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a90:	015a      	lsls	r2, r3, #5
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	4413      	add	r3, r2
 8004a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004aaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 fcbd 	bl	800542c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aba:	085b      	lsrs	r3, r3, #1
 8004abc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f47f af2e 	bne.w	8004922 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f002 ff10 	bl	80078f0 <USB_ReadInterrupts>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ada:	d122      	bne.n	8004b22 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	69fa      	ldr	r2, [r7, #28]
 8004ae6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aea:	f023 0301 	bic.w	r3, r3, #1
 8004aee:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d108      	bne.n	8004b0c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b02:	2100      	movs	r1, #0
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 fea3 	bl	8005850 <HAL_PCDEx_LPM_Callback>
 8004b0a:	e002      	b.n	8004b12 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f005 faa9 	bl	800a064 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	695a      	ldr	r2, [r3, #20]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004b20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f002 fee2 	bl	80078f0 <USB_ReadInterrupts>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b36:	d112      	bne.n	8004b5e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d102      	bne.n	8004b4e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f005 fa65 	bl	800a018 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	695a      	ldr	r2, [r3, #20]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004b5c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f002 fec4 	bl	80078f0 <USB_ReadInterrupts>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b72:	f040 80b7 	bne.w	8004ce4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b84:	f023 0301 	bic.w	r3, r3, #1
 8004b88:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2110      	movs	r1, #16
 8004b90:	4618      	mov	r0, r3
 8004b92:	f001 ff91 	bl	8006ab8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b96:	2300      	movs	r3, #0
 8004b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b9a:	e046      	b.n	8004c2a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ba8:	461a      	mov	r2, r3
 8004baa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004bae:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bb2:	015a      	lsls	r2, r3, #5
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bc0:	0151      	lsls	r1, r2, #5
 8004bc2:	69fa      	ldr	r2, [r7, #28]
 8004bc4:	440a      	add	r2, r1
 8004bc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004bce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd2:	015a      	lsls	r2, r3, #5
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bdc:	461a      	mov	r2, r3
 8004bde:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004be2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be6:	015a      	lsls	r2, r3, #5
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	4413      	add	r3, r2
 8004bec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bf4:	0151      	lsls	r1, r2, #5
 8004bf6:	69fa      	ldr	r2, [r7, #28]
 8004bf8:	440a      	add	r2, r1
 8004bfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c02:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c14:	0151      	lsls	r1, r2, #5
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	440a      	add	r2, r1
 8004c1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c1e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004c22:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c26:	3301      	adds	r3, #1
 8004c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	791b      	ldrb	r3, [r3, #4]
 8004c2e:	461a      	mov	r2, r3
 8004c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d3b2      	bcc.n	8004b9c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	69fa      	ldr	r2, [r7, #28]
 8004c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c44:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004c48:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	7bdb      	ldrb	r3, [r3, #15]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d016      	beq.n	8004c80 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c5c:	69fa      	ldr	r2, [r7, #28]
 8004c5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c62:	f043 030b 	orr.w	r3, r3, #11
 8004c66:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c72:	69fa      	ldr	r2, [r7, #28]
 8004c74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c78:	f043 030b 	orr.w	r3, r3, #11
 8004c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c7e:	e015      	b.n	8004cac <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	69fa      	ldr	r2, [r7, #28]
 8004c8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004c92:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004c96:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	69fa      	ldr	r2, [r7, #28]
 8004ca2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ca6:	f043 030b 	orr.w	r3, r3, #11
 8004caa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69fa      	ldr	r2, [r7, #28]
 8004cb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004cbe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004cce:	461a      	mov	r2, r3
 8004cd0:	f002 fed2 	bl	8007a78 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	695a      	ldr	r2, [r3, #20]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004ce2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f002 fe01 	bl	80078f0 <USB_ReadInterrupts>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cf8:	d123      	bne.n	8004d42 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f002 fe97 	bl	8007a32 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f001 ff4e 	bl	8006baa <USB_GetDevSpeed>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	461a      	mov	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681c      	ldr	r4, [r3, #0]
 8004d1a:	f001 fa09 	bl	8006130 <HAL_RCC_GetHCLKFreq>
 8004d1e:	4601      	mov	r1, r0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	79db      	ldrb	r3, [r3, #7]
 8004d24:	461a      	mov	r2, r3
 8004d26:	4620      	mov	r0, r4
 8004d28:	f001 fc52 	bl	80065d0 <USB_SetTurnaroundTime>
                                  (uint8_t)hpcd->Init.speed);

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f005 f94a 	bl	8009fc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695a      	ldr	r2, [r3, #20]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004d40:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f002 fdd2 	bl	80078f0 <USB_ReadInterrupts>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	f003 0308 	and.w	r3, r3, #8
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d10a      	bne.n	8004d6c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f005 f927 	bl	8009faa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695a      	ldr	r2, [r3, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f002 0208 	and.w	r2, r2, #8
 8004d6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f002 fdbd 	bl	80078f0 <USB_ReadInterrupts>
 8004d76:	4603      	mov	r3, r0
 8004d78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7c:	2b80      	cmp	r3, #128	@ 0x80
 8004d7e:	d123      	bne.n	8004dc8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d90:	e014      	b.n	8004dbc <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d96:	4613      	mov	r3, r2
 8004d98:	00db      	lsls	r3, r3, #3
 8004d9a:	4413      	add	r3, r2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	440b      	add	r3, r1
 8004da0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d105      	bne.n	8004db6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	4619      	mov	r1, r3
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 fb0a 	bl	80053ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	3301      	adds	r3, #1
 8004dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	791b      	ldrb	r3, [r3, #4]
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d3e4      	bcc.n	8004d92 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f002 fd8f 	bl	80078f0 <USB_ReadInterrupts>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ddc:	d13c      	bne.n	8004e58 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004dde:	2301      	movs	r3, #1
 8004de0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de2:	e02b      	b.n	8004e3c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004df4:	6879      	ldr	r1, [r7, #4]
 8004df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	440b      	add	r3, r1
 8004e02:	3318      	adds	r3, #24
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d115      	bne.n	8004e36 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004e0a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	da12      	bge.n	8004e36 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004e10:	6879      	ldr	r1, [r7, #4]
 8004e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e14:	4613      	mov	r3, r2
 8004e16:	00db      	lsls	r3, r3, #3
 8004e18:	4413      	add	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	3317      	adds	r3, #23
 8004e20:	2201      	movs	r2, #1
 8004e22:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	4619      	mov	r1, r3
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 faca 	bl	80053ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	3301      	adds	r3, #1
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	791b      	ldrb	r3, [r3, #4]
 8004e40:	461a      	mov	r2, r3
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d3cd      	bcc.n	8004de4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	695a      	ldr	r2, [r3, #20]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004e56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f002 fd47 	bl	80078f0 <USB_ReadInterrupts>
 8004e62:	4603      	mov	r3, r0
 8004e64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e6c:	d156      	bne.n	8004f1c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e6e:	2301      	movs	r3, #1
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e72:	e045      	b.n	8004f00 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e84:	6879      	ldr	r1, [r7, #4]
 8004e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e88:	4613      	mov	r3, r2
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	4413      	add	r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d12e      	bne.n	8004efa <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004e9c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	da2b      	bge.n	8004efa <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	0c1a      	lsrs	r2, r3, #16
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004eac:	4053      	eors	r3, r2
 8004eae:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d121      	bne.n	8004efa <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eba:	4613      	mov	r3, r2
 8004ebc:	00db      	lsls	r3, r3, #3
 8004ebe:	4413      	add	r3, r2
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	440b      	add	r3, r1
 8004ec4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004ec8:	2201      	movs	r2, #1
 8004eca:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10a      	bne.n	8004efa <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	69fa      	ldr	r2, [r7, #28]
 8004eee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ef6:	6053      	str	r3, [r2, #4]
            break;
 8004ef8:	e008      	b.n	8004f0c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	3301      	adds	r3, #1
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	791b      	ldrb	r3, [r3, #4]
 8004f04:	461a      	mov	r2, r3
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d3b3      	bcc.n	8004e74 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695a      	ldr	r2, [r3, #20]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004f1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f002 fce5 	bl	80078f0 <USB_ReadInterrupts>
 8004f26:	4603      	mov	r3, r0
 8004f28:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f30:	d10a      	bne.n	8004f48 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f005 f8c8 	bl	800a0c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695a      	ldr	r2, [r3, #20]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004f46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f002 fccf 	bl	80078f0 <USB_ReadInterrupts>
 8004f52:	4603      	mov	r3, r0
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d115      	bne.n	8004f88 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	f003 0304 	and.w	r3, r3, #4
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d002      	beq.n	8004f74 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f005 f8b8 	bl	800a0e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6859      	ldr	r1, [r3, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	605a      	str	r2, [r3, #4]
 8004f84:	e000      	b.n	8004f88 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004f86:	bf00      	nop
    }
  }
}
 8004f88:	3734      	adds	r7, #52	@ 0x34
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd90      	pop	{r4, r7, pc}

08004f8e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b082      	sub	sp, #8
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	460b      	mov	r3, r1
 8004f98:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d101      	bne.n	8004fa8 <HAL_PCD_SetAddress+0x1a>
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	e012      	b.n	8004fce <HAL_PCD_SetAddress+0x40>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	4611      	mov	r1, r2
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f002 fc2e 	bl	8007820 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b084      	sub	sp, #16
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	4608      	mov	r0, r1
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	70fb      	strb	r3, [r7, #3]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	803b      	strh	r3, [r7, #0]
 8004fec:	4613      	mov	r3, r2
 8004fee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ff4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	da0f      	bge.n	800501c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ffc:	78fb      	ldrb	r3, [r7, #3]
 8004ffe:	f003 020f 	and.w	r2, r3, #15
 8005002:	4613      	mov	r3, r2
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	4413      	add	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	3310      	adds	r3, #16
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	4413      	add	r3, r2
 8005010:	3304      	adds	r3, #4
 8005012:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2201      	movs	r2, #1
 8005018:	705a      	strb	r2, [r3, #1]
 800501a:	e00f      	b.n	800503c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800501c:	78fb      	ldrb	r3, [r7, #3]
 800501e:	f003 020f 	and.w	r2, r3, #15
 8005022:	4613      	mov	r3, r2
 8005024:	00db      	lsls	r3, r3, #3
 8005026:	4413      	add	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	4413      	add	r3, r2
 8005032:	3304      	adds	r3, #4
 8005034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800503c:	78fb      	ldrb	r3, [r7, #3]
 800503e:	f003 030f 	and.w	r3, r3, #15
 8005042:	b2da      	uxtb	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005048:	883b      	ldrh	r3, [r7, #0]
 800504a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	78ba      	ldrb	r2, [r7, #2]
 8005056:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	785b      	ldrb	r3, [r3, #1]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d004      	beq.n	800506a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	461a      	mov	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800506a:	78bb      	ldrb	r3, [r7, #2]
 800506c:	2b02      	cmp	r3, #2
 800506e:	d102      	bne.n	8005076 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_PCD_EP_Open+0xae>
 8005080:	2302      	movs	r3, #2
 8005082:	e00e      	b.n	80050a2 <HAL_PCD_EP_Open+0xcc>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68f9      	ldr	r1, [r7, #12]
 8005092:	4618      	mov	r0, r3
 8005094:	f001 fdae 	bl	8006bf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80050a0:	7afb      	ldrb	r3, [r7, #11]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b084      	sub	sp, #16
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	460b      	mov	r3, r1
 80050b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	da0f      	bge.n	80050de <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050be:	78fb      	ldrb	r3, [r7, #3]
 80050c0:	f003 020f 	and.w	r2, r3, #15
 80050c4:	4613      	mov	r3, r2
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	4413      	add	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	3310      	adds	r3, #16
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	4413      	add	r3, r2
 80050d2:	3304      	adds	r3, #4
 80050d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2201      	movs	r2, #1
 80050da:	705a      	strb	r2, [r3, #1]
 80050dc:	e00f      	b.n	80050fe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050de:	78fb      	ldrb	r3, [r7, #3]
 80050e0:	f003 020f 	and.w	r2, r3, #15
 80050e4:	4613      	mov	r3, r2
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4413      	add	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	4413      	add	r3, r2
 80050f4:	3304      	adds	r3, #4
 80050f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80050fe:	78fb      	ldrb	r3, [r7, #3]
 8005100:	f003 030f 	and.w	r3, r3, #15
 8005104:	b2da      	uxtb	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005110:	2b01      	cmp	r3, #1
 8005112:	d101      	bne.n	8005118 <HAL_PCD_EP_Close+0x6e>
 8005114:	2302      	movs	r3, #2
 8005116:	e00e      	b.n	8005136 <HAL_PCD_EP_Close+0x8c>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68f9      	ldr	r1, [r7, #12]
 8005126:	4618      	mov	r0, r3
 8005128:	f001 fdec 	bl	8006d04 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b086      	sub	sp, #24
 8005142:	af00      	add	r7, sp, #0
 8005144:	60f8      	str	r0, [r7, #12]
 8005146:	607a      	str	r2, [r7, #4]
 8005148:	603b      	str	r3, [r7, #0]
 800514a:	460b      	mov	r3, r1
 800514c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800514e:	7afb      	ldrb	r3, [r7, #11]
 8005150:	f003 020f 	and.w	r2, r3, #15
 8005154:	4613      	mov	r3, r2
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	4413      	add	r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4413      	add	r3, r2
 8005164:	3304      	adds	r3, #4
 8005166:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	683a      	ldr	r2, [r7, #0]
 8005172:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2200      	movs	r2, #0
 8005178:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2200      	movs	r2, #0
 800517e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005180:	7afb      	ldrb	r3, [r7, #11]
 8005182:	f003 030f 	and.w	r3, r3, #15
 8005186:	b2da      	uxtb	r2, r3
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	799b      	ldrb	r3, [r3, #6]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d102      	bne.n	800519a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6818      	ldr	r0, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	799b      	ldrb	r3, [r3, #6]
 80051a2:	461a      	mov	r2, r3
 80051a4:	6979      	ldr	r1, [r7, #20]
 80051a6:	f001 fe89 	bl	8006ebc <USB_EPStartXfer>

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80051c0:	78fb      	ldrb	r3, [r7, #3]
 80051c2:	f003 020f 	and.w	r2, r3, #15
 80051c6:	6879      	ldr	r1, [r7, #4]
 80051c8:	4613      	mov	r3, r2
 80051ca:	00db      	lsls	r3, r3, #3
 80051cc:	4413      	add	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	440b      	add	r3, r1
 80051d2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80051d6:	681b      	ldr	r3, [r3, #0]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	607a      	str	r2, [r7, #4]
 80051ee:	603b      	str	r3, [r7, #0]
 80051f0:	460b      	mov	r3, r1
 80051f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051f4:	7afb      	ldrb	r3, [r7, #11]
 80051f6:	f003 020f 	and.w	r2, r3, #15
 80051fa:	4613      	mov	r3, r2
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	4413      	add	r3, r2
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	3310      	adds	r3, #16
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	4413      	add	r3, r2
 8005208:	3304      	adds	r3, #4
 800520a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	2200      	movs	r2, #0
 800521c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2201      	movs	r2, #1
 8005222:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005224:	7afb      	ldrb	r3, [r7, #11]
 8005226:	f003 030f 	and.w	r3, r3, #15
 800522a:	b2da      	uxtb	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	799b      	ldrb	r3, [r3, #6]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d102      	bne.n	800523e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6818      	ldr	r0, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	799b      	ldrb	r3, [r3, #6]
 8005246:	461a      	mov	r2, r3
 8005248:	6979      	ldr	r1, [r7, #20]
 800524a:	f001 fe37 	bl	8006ebc <USB_EPStartXfer>

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3718      	adds	r7, #24
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	460b      	mov	r3, r1
 8005262:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	7912      	ldrb	r2, [r2, #4]
 800526e:	4293      	cmp	r3, r2
 8005270:	d901      	bls.n	8005276 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e04f      	b.n	8005316 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005276:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800527a:	2b00      	cmp	r3, #0
 800527c:	da0f      	bge.n	800529e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	f003 020f 	and.w	r2, r3, #15
 8005284:	4613      	mov	r3, r2
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4413      	add	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	3310      	adds	r3, #16
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	4413      	add	r3, r2
 8005292:	3304      	adds	r3, #4
 8005294:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2201      	movs	r2, #1
 800529a:	705a      	strb	r2, [r3, #1]
 800529c:	e00d      	b.n	80052ba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800529e:	78fa      	ldrb	r2, [r7, #3]
 80052a0:	4613      	mov	r3, r2
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	4413      	add	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	4413      	add	r3, r2
 80052b0:	3304      	adds	r3, #4
 80052b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2201      	movs	r2, #1
 80052be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052c0:	78fb      	ldrb	r3, [r7, #3]
 80052c2:	f003 030f 	and.w	r3, r3, #15
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d101      	bne.n	80052da <HAL_PCD_EP_SetStall+0x82>
 80052d6:	2302      	movs	r3, #2
 80052d8:	e01d      	b.n	8005316 <HAL_PCD_EP_SetStall+0xbe>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68f9      	ldr	r1, [r7, #12]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f002 f9c5 	bl	8007678 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80052ee:	78fb      	ldrb	r3, [r7, #3]
 80052f0:	f003 030f 	and.w	r3, r3, #15
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d109      	bne.n	800530c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	7999      	ldrb	r1, [r3, #6]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005306:	461a      	mov	r2, r3
 8005308:	f002 fbb6 	bl	8007a78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b084      	sub	sp, #16
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	460b      	mov	r3, r1
 8005328:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800532a:	78fb      	ldrb	r3, [r7, #3]
 800532c:	f003 030f 	and.w	r3, r3, #15
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	7912      	ldrb	r2, [r2, #4]
 8005334:	4293      	cmp	r3, r2
 8005336:	d901      	bls.n	800533c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e042      	b.n	80053c2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800533c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005340:	2b00      	cmp	r3, #0
 8005342:	da0f      	bge.n	8005364 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005344:	78fb      	ldrb	r3, [r7, #3]
 8005346:	f003 020f 	and.w	r2, r3, #15
 800534a:	4613      	mov	r3, r2
 800534c:	00db      	lsls	r3, r3, #3
 800534e:	4413      	add	r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	3310      	adds	r3, #16
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	4413      	add	r3, r2
 8005358:	3304      	adds	r3, #4
 800535a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2201      	movs	r2, #1
 8005360:	705a      	strb	r2, [r3, #1]
 8005362:	e00f      	b.n	8005384 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005364:	78fb      	ldrb	r3, [r7, #3]
 8005366:	f003 020f 	and.w	r2, r3, #15
 800536a:	4613      	mov	r3, r2
 800536c:	00db      	lsls	r3, r3, #3
 800536e:	4413      	add	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	4413      	add	r3, r2
 800537a:	3304      	adds	r3, #4
 800537c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800538a:	78fb      	ldrb	r3, [r7, #3]
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	b2da      	uxtb	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800539c:	2b01      	cmp	r3, #1
 800539e:	d101      	bne.n	80053a4 <HAL_PCD_EP_ClrStall+0x86>
 80053a0:	2302      	movs	r3, #2
 80053a2:	e00e      	b.n	80053c2 <HAL_PCD_EP_ClrStall+0xa4>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68f9      	ldr	r1, [r7, #12]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f002 f9ce 	bl	8007754 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b084      	sub	sp, #16
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	460b      	mov	r3, r1
 80053d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80053d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	da0c      	bge.n	80053f8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053de:	78fb      	ldrb	r3, [r7, #3]
 80053e0:	f003 020f 	and.w	r2, r3, #15
 80053e4:	4613      	mov	r3, r2
 80053e6:	00db      	lsls	r3, r3, #3
 80053e8:	4413      	add	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	3310      	adds	r3, #16
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	4413      	add	r3, r2
 80053f2:	3304      	adds	r3, #4
 80053f4:	60fb      	str	r3, [r7, #12]
 80053f6:	e00c      	b.n	8005412 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053f8:	78fb      	ldrb	r3, [r7, #3]
 80053fa:	f003 020f 	and.w	r2, r3, #15
 80053fe:	4613      	mov	r3, r2
 8005400:	00db      	lsls	r3, r3, #3
 8005402:	4413      	add	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	4413      	add	r3, r2
 800540e:	3304      	adds	r3, #4
 8005410:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68f9      	ldr	r1, [r7, #12]
 8005418:	4618      	mov	r0, r3
 800541a:	f001 ffed 	bl	80073f8 <USB_EPStopXfer>
 800541e:	4603      	mov	r3, r0
 8005420:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005422:	7afb      	ldrb	r3, [r7, #11]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b08a      	sub	sp, #40	@ 0x28
 8005430:	af02      	add	r7, sp, #8
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005440:	683a      	ldr	r2, [r7, #0]
 8005442:	4613      	mov	r3, r2
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	4413      	add	r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	3310      	adds	r3, #16
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	4413      	add	r3, r2
 8005450:	3304      	adds	r3, #4
 8005452:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	695a      	ldr	r2, [r3, #20]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	429a      	cmp	r2, r3
 800545e:	d901      	bls.n	8005464 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e06b      	b.n	800553c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	695b      	ldr	r3, [r3, #20]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	69fa      	ldr	r2, [r7, #28]
 8005476:	429a      	cmp	r2, r3
 8005478:	d902      	bls.n	8005480 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	3303      	adds	r3, #3
 8005484:	089b      	lsrs	r3, r3, #2
 8005486:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005488:	e02a      	b.n	80054e0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	69fa      	ldr	r2, [r7, #28]
 800549c:	429a      	cmp	r2, r3
 800549e:	d902      	bls.n	80054a6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	3303      	adds	r3, #3
 80054aa:	089b      	lsrs	r3, r3, #2
 80054ac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	68d9      	ldr	r1, [r3, #12]
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	b2da      	uxtb	r2, r3
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	b298      	uxth	r0, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	799b      	ldrb	r3, [r3, #6]
 80054be:	9300      	str	r3, [sp, #0]
 80054c0:	4603      	mov	r3, r0
 80054c2:	6978      	ldr	r0, [r7, #20]
 80054c4:	f002 f842 	bl	800754c <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	441a      	add	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	695a      	ldr	r2, [r3, #20]
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	441a      	add	r2, r3
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	015a      	lsls	r2, r3, #5
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d809      	bhi.n	800550a <PCD_WriteEmptyTxFifo+0xde>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	695a      	ldr	r2, [r3, #20]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054fe:	429a      	cmp	r2, r3
 8005500:	d203      	bcs.n	800550a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1bf      	bne.n	800548a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	691a      	ldr	r2, [r3, #16]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	429a      	cmp	r2, r3
 8005514:	d811      	bhi.n	800553a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	f003 030f 	and.w	r3, r3, #15
 800551c:	2201      	movs	r2, #1
 800551e:	fa02 f303 	lsl.w	r3, r2, r3
 8005522:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800552a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	43db      	mvns	r3, r3
 8005530:	6939      	ldr	r1, [r7, #16]
 8005532:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005536:	4013      	ands	r3, r2
 8005538:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3720      	adds	r7, #32
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	333c      	adds	r3, #60	@ 0x3c
 800555c:	3304      	adds	r3, #4
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	799b      	ldrb	r3, [r3, #6]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d17b      	bne.n	8005672 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f003 0308 	and.w	r3, r3, #8
 8005580:	2b00      	cmp	r3, #0
 8005582:	d015      	beq.n	80055b0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	4a61      	ldr	r2, [pc, #388]	@ (800570c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005588:	4293      	cmp	r3, r2
 800558a:	f240 80b9 	bls.w	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 80b3 	beq.w	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	015a      	lsls	r2, r3, #5
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	4413      	add	r3, r2
 80055a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a6:	461a      	mov	r2, r3
 80055a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ac:	6093      	str	r3, [r2, #8]
 80055ae:	e0a7      	b.n	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f003 0320 	and.w	r3, r3, #32
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d009      	beq.n	80055ce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c6:	461a      	mov	r2, r3
 80055c8:	2320      	movs	r3, #32
 80055ca:	6093      	str	r3, [r2, #8]
 80055cc:	e098      	b.n	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f040 8093 	bne.w	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	4a4b      	ldr	r2, [pc, #300]	@ (800570c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d90f      	bls.n	8005602 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	015a      	lsls	r2, r3, #5
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f8:	461a      	mov	r2, r3
 80055fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055fe:	6093      	str	r3, [r2, #8]
 8005600:	e07e      	b.n	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	4613      	mov	r3, r2
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	4413      	add	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	4413      	add	r3, r2
 8005614:	3304      	adds	r3, #4
 8005616:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a1a      	ldr	r2, [r3, #32]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	0159      	lsls	r1, r3, #5
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	440b      	add	r3, r1
 8005624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800562e:	1ad2      	subs	r2, r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d114      	bne.n	8005664 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d109      	bne.n	8005656 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6818      	ldr	r0, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800564c:	461a      	mov	r2, r3
 800564e:	2101      	movs	r1, #1
 8005650:	f002 fa12 	bl	8007a78 <USB_EP0_OutStart>
 8005654:	e006      	b.n	8005664 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	441a      	add	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	4619      	mov	r1, r3
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f004 fc68 	bl	8009f40 <HAL_PCD_DataOutStageCallback>
 8005670:	e046      	b.n	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	4a26      	ldr	r2, [pc, #152]	@ (8005710 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d124      	bne.n	80056c4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00a      	beq.n	800569a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	4413      	add	r3, r2
 800568c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005690:	461a      	mov	r2, r3
 8005692:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005696:	6093      	str	r3, [r2, #8]
 8005698:	e032      	b.n	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	f003 0320 	and.w	r3, r3, #32
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d008      	beq.n	80056b6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	015a      	lsls	r2, r3, #5
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	4413      	add	r3, r2
 80056ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b0:	461a      	mov	r2, r3
 80056b2:	2320      	movs	r3, #32
 80056b4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	4619      	mov	r1, r3
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f004 fc3f 	bl	8009f40 <HAL_PCD_DataOutStageCallback>
 80056c2:	e01d      	b.n	8005700 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d114      	bne.n	80056f4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80056ca:	6879      	ldr	r1, [r7, #4]
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	4613      	mov	r3, r2
 80056d0:	00db      	lsls	r3, r3, #3
 80056d2:	4413      	add	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	440b      	add	r3, r1
 80056d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d108      	bne.n	80056f4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6818      	ldr	r0, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80056ec:	461a      	mov	r2, r3
 80056ee:	2100      	movs	r1, #0
 80056f0:	f002 f9c2 	bl	8007a78 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	4619      	mov	r1, r3
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f004 fc20 	bl	8009f40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	4f54300a 	.word	0x4f54300a
 8005710:	4f54310a 	.word	0x4f54310a

08005714 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	333c      	adds	r3, #60	@ 0x3c
 800572c:	3304      	adds	r3, #4
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	015a      	lsls	r2, r3, #5
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	4413      	add	r3, r2
 800573a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	4a15      	ldr	r2, [pc, #84]	@ (800579c <PCD_EP_OutSetupPacket_int+0x88>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d90e      	bls.n	8005768 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005750:	2b00      	cmp	r3, #0
 8005752:	d009      	beq.n	8005768 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	015a      	lsls	r2, r3, #5
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	4413      	add	r3, r2
 800575c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005760:	461a      	mov	r2, r3
 8005762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005766:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f004 fbd7 	bl	8009f1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	4a0a      	ldr	r2, [pc, #40]	@ (800579c <PCD_EP_OutSetupPacket_int+0x88>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d90c      	bls.n	8005790 <PCD_EP_OutSetupPacket_int+0x7c>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	799b      	ldrb	r3, [r3, #6]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d108      	bne.n	8005790 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6818      	ldr	r0, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005788:	461a      	mov	r2, r3
 800578a:	2101      	movs	r1, #1
 800578c:	f002 f974 	bl	8007a78 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	4f54300a 	.word	0x4f54300a

080057a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	70fb      	strb	r3, [r7, #3]
 80057ac:	4613      	mov	r3, r2
 80057ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80057b8:	78fb      	ldrb	r3, [r7, #3]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d107      	bne.n	80057ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80057be:	883b      	ldrh	r3, [r7, #0]
 80057c0:	0419      	lsls	r1, r3, #16
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	430a      	orrs	r2, r1
 80057ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80057cc:	e028      	b.n	8005820 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d4:	0c1b      	lsrs	r3, r3, #16
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	4413      	add	r3, r2
 80057da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80057dc:	2300      	movs	r3, #0
 80057de:	73fb      	strb	r3, [r7, #15]
 80057e0:	e00d      	b.n	80057fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	7bfb      	ldrb	r3, [r7, #15]
 80057e8:	3340      	adds	r3, #64	@ 0x40
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	0c1b      	lsrs	r3, r3, #16
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	4413      	add	r3, r2
 80057f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80057f8:	7bfb      	ldrb	r3, [r7, #15]
 80057fa:	3301      	adds	r3, #1
 80057fc:	73fb      	strb	r3, [r7, #15]
 80057fe:	7bfa      	ldrb	r2, [r7, #15]
 8005800:	78fb      	ldrb	r3, [r7, #3]
 8005802:	3b01      	subs	r3, #1
 8005804:	429a      	cmp	r2, r3
 8005806:	d3ec      	bcc.n	80057e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005808:	883b      	ldrh	r3, [r7, #0]
 800580a:	0418      	lsls	r0, r3, #16
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6819      	ldr	r1, [r3, #0]
 8005810:	78fb      	ldrb	r3, [r7, #3]
 8005812:	3b01      	subs	r3, #1
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	4302      	orrs	r2, r0
 8005818:	3340      	adds	r3, #64	@ 0x40
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	440b      	add	r3, r1
 800581e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800582e:	b480      	push	{r7}
 8005830:	b083      	sub	sp, #12
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
 8005836:	460b      	mov	r3, r1
 8005838:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	887a      	ldrh	r2, [r7, #2]
 8005840:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	460b      	mov	r3, r1
 800585a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e267      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d075      	beq.n	8005972 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005886:	4b88      	ldr	r3, [pc, #544]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f003 030c 	and.w	r3, r3, #12
 800588e:	2b04      	cmp	r3, #4
 8005890:	d00c      	beq.n	80058ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005892:	4b85      	ldr	r3, [pc, #532]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800589a:	2b08      	cmp	r3, #8
 800589c:	d112      	bne.n	80058c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800589e:	4b82      	ldr	r3, [pc, #520]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058aa:	d10b      	bne.n	80058c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058ac:	4b7e      	ldr	r3, [pc, #504]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d05b      	beq.n	8005970 <HAL_RCC_OscConfig+0x108>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d157      	bne.n	8005970 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e242      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058cc:	d106      	bne.n	80058dc <HAL_RCC_OscConfig+0x74>
 80058ce:	4b76      	ldr	r3, [pc, #472]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a75      	ldr	r2, [pc, #468]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	e01d      	b.n	8005918 <HAL_RCC_OscConfig+0xb0>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058e4:	d10c      	bne.n	8005900 <HAL_RCC_OscConfig+0x98>
 80058e6:	4b70      	ldr	r3, [pc, #448]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a6f      	ldr	r2, [pc, #444]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058f0:	6013      	str	r3, [r2, #0]
 80058f2:	4b6d      	ldr	r3, [pc, #436]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a6c      	ldr	r2, [pc, #432]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80058f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	e00b      	b.n	8005918 <HAL_RCC_OscConfig+0xb0>
 8005900:	4b69      	ldr	r3, [pc, #420]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a68      	ldr	r2, [pc, #416]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005906:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	4b66      	ldr	r3, [pc, #408]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a65      	ldr	r2, [pc, #404]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d013      	beq.n	8005948 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005920:	f7fc fd90 	bl	8002444 <HAL_GetTick>
 8005924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005926:	e008      	b.n	800593a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005928:	f7fc fd8c 	bl	8002444 <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	2b64      	cmp	r3, #100	@ 0x64
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e207      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800593a:	4b5b      	ldr	r3, [pc, #364]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d0f0      	beq.n	8005928 <HAL_RCC_OscConfig+0xc0>
 8005946:	e014      	b.n	8005972 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005948:	f7fc fd7c 	bl	8002444 <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800594e:	e008      	b.n	8005962 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005950:	f7fc fd78 	bl	8002444 <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b64      	cmp	r3, #100	@ 0x64
 800595c:	d901      	bls.n	8005962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e1f3      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005962:	4b51      	ldr	r3, [pc, #324]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1f0      	bne.n	8005950 <HAL_RCC_OscConfig+0xe8>
 800596e:	e000      	b.n	8005972 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d063      	beq.n	8005a46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800597e:	4b4a      	ldr	r3, [pc, #296]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f003 030c 	and.w	r3, r3, #12
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00b      	beq.n	80059a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800598a:	4b47      	ldr	r3, [pc, #284]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005992:	2b08      	cmp	r3, #8
 8005994:	d11c      	bne.n	80059d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005996:	4b44      	ldr	r3, [pc, #272]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d116      	bne.n	80059d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059a2:	4b41      	ldr	r3, [pc, #260]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d005      	beq.n	80059ba <HAL_RCC_OscConfig+0x152>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d001      	beq.n	80059ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e1c7      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ba:	4b3b      	ldr	r3, [pc, #236]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4937      	ldr	r1, [pc, #220]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ce:	e03a      	b.n	8005a46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d020      	beq.n	8005a1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059d8:	4b34      	ldr	r3, [pc, #208]	@ (8005aac <HAL_RCC_OscConfig+0x244>)
 80059da:	2201      	movs	r2, #1
 80059dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059de:	f7fc fd31 	bl	8002444 <HAL_GetTick>
 80059e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059e4:	e008      	b.n	80059f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059e6:	f7fc fd2d 	bl	8002444 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e1a8      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f8:	4b2b      	ldr	r3, [pc, #172]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0f0      	beq.n	80059e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a04:	4b28      	ldr	r3, [pc, #160]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	00db      	lsls	r3, r3, #3
 8005a12:	4925      	ldr	r1, [pc, #148]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	600b      	str	r3, [r1, #0]
 8005a18:	e015      	b.n	8005a46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a1a:	4b24      	ldr	r3, [pc, #144]	@ (8005aac <HAL_RCC_OscConfig+0x244>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a20:	f7fc fd10 	bl	8002444 <HAL_GetTick>
 8005a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a26:	e008      	b.n	8005a3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a28:	f7fc fd0c 	bl	8002444 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e187      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1f0      	bne.n	8005a28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d036      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d016      	beq.n	8005a88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a5a:	4b15      	ldr	r3, [pc, #84]	@ (8005ab0 <HAL_RCC_OscConfig+0x248>)
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a60:	f7fc fcf0 	bl	8002444 <HAL_GetTick>
 8005a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a66:	e008      	b.n	8005a7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a68:	f7fc fcec 	bl	8002444 <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d901      	bls.n	8005a7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e167      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa8 <HAL_RCC_OscConfig+0x240>)
 8005a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0f0      	beq.n	8005a68 <HAL_RCC_OscConfig+0x200>
 8005a86:	e01b      	b.n	8005ac0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a88:	4b09      	ldr	r3, [pc, #36]	@ (8005ab0 <HAL_RCC_OscConfig+0x248>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a8e:	f7fc fcd9 	bl	8002444 <HAL_GetTick>
 8005a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a94:	e00e      	b.n	8005ab4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a96:	f7fc fcd5 	bl	8002444 <HAL_GetTick>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d907      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e150      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	42470000 	.word	0x42470000
 8005ab0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ab4:	4b88      	ldr	r3, [pc, #544]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ab8:	f003 0302 	and.w	r3, r3, #2
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1ea      	bne.n	8005a96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0304 	and.w	r3, r3, #4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f000 8097 	beq.w	8005bfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ad2:	4b81      	ldr	r3, [pc, #516]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10f      	bne.n	8005afe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ade:	2300      	movs	r3, #0
 8005ae0:	60bb      	str	r3, [r7, #8]
 8005ae2:	4b7d      	ldr	r3, [pc, #500]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae6:	4a7c      	ldr	r2, [pc, #496]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aee:	4b7a      	ldr	r3, [pc, #488]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005af6:	60bb      	str	r3, [r7, #8]
 8005af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005afa:	2301      	movs	r3, #1
 8005afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005afe:	4b77      	ldr	r3, [pc, #476]	@ (8005cdc <HAL_RCC_OscConfig+0x474>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d118      	bne.n	8005b3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b0a:	4b74      	ldr	r3, [pc, #464]	@ (8005cdc <HAL_RCC_OscConfig+0x474>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a73      	ldr	r2, [pc, #460]	@ (8005cdc <HAL_RCC_OscConfig+0x474>)
 8005b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b16:	f7fc fc95 	bl	8002444 <HAL_GetTick>
 8005b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b1c:	e008      	b.n	8005b30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b1e:	f7fc fc91 	bl	8002444 <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e10c      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b30:	4b6a      	ldr	r3, [pc, #424]	@ (8005cdc <HAL_RCC_OscConfig+0x474>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d0f0      	beq.n	8005b1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d106      	bne.n	8005b52 <HAL_RCC_OscConfig+0x2ea>
 8005b44:	4b64      	ldr	r3, [pc, #400]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b48:	4a63      	ldr	r2, [pc, #396]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b4a:	f043 0301 	orr.w	r3, r3, #1
 8005b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b50:	e01c      	b.n	8005b8c <HAL_RCC_OscConfig+0x324>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	2b05      	cmp	r3, #5
 8005b58:	d10c      	bne.n	8005b74 <HAL_RCC_OscConfig+0x30c>
 8005b5a:	4b5f      	ldr	r3, [pc, #380]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b5e:	4a5e      	ldr	r2, [pc, #376]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b60:	f043 0304 	orr.w	r3, r3, #4
 8005b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b66:	4b5c      	ldr	r3, [pc, #368]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6a:	4a5b      	ldr	r2, [pc, #364]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b6c:	f043 0301 	orr.w	r3, r3, #1
 8005b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b72:	e00b      	b.n	8005b8c <HAL_RCC_OscConfig+0x324>
 8005b74:	4b58      	ldr	r3, [pc, #352]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b78:	4a57      	ldr	r2, [pc, #348]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b7a:	f023 0301 	bic.w	r3, r3, #1
 8005b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b80:	4b55      	ldr	r3, [pc, #340]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b84:	4a54      	ldr	r2, [pc, #336]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005b86:	f023 0304 	bic.w	r3, r3, #4
 8005b8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d015      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b94:	f7fc fc56 	bl	8002444 <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b9a:	e00a      	b.n	8005bb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b9c:	f7fc fc52 	bl	8002444 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e0cb      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bb2:	4b49      	ldr	r3, [pc, #292]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d0ee      	beq.n	8005b9c <HAL_RCC_OscConfig+0x334>
 8005bbe:	e014      	b.n	8005bea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bc0:	f7fc fc40 	bl	8002444 <HAL_GetTick>
 8005bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bc6:	e00a      	b.n	8005bde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bc8:	f7fc fc3c 	bl	8002444 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d901      	bls.n	8005bde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e0b5      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bde:	4b3e      	ldr	r3, [pc, #248]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1ee      	bne.n	8005bc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bea:	7dfb      	ldrb	r3, [r7, #23]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d105      	bne.n	8005bfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bf0:	4b39      	ldr	r3, [pc, #228]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf4:	4a38      	ldr	r2, [pc, #224]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 80a1 	beq.w	8005d48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c06:	4b34      	ldr	r3, [pc, #208]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f003 030c 	and.w	r3, r3, #12
 8005c0e:	2b08      	cmp	r3, #8
 8005c10:	d05c      	beq.n	8005ccc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d141      	bne.n	8005c9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c1a:	4b31      	ldr	r3, [pc, #196]	@ (8005ce0 <HAL_RCC_OscConfig+0x478>)
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c20:	f7fc fc10 	bl	8002444 <HAL_GetTick>
 8005c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c28:	f7fc fc0c 	bl	8002444 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e087      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c3a:	4b27      	ldr	r3, [pc, #156]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1f0      	bne.n	8005c28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	69da      	ldr	r2, [r3, #28]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	431a      	orrs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c54:	019b      	lsls	r3, r3, #6
 8005c56:	431a      	orrs	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5c:	085b      	lsrs	r3, r3, #1
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	041b      	lsls	r3, r3, #16
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c68:	061b      	lsls	r3, r3, #24
 8005c6a:	491b      	ldr	r1, [pc, #108]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c70:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce0 <HAL_RCC_OscConfig+0x478>)
 8005c72:	2201      	movs	r2, #1
 8005c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c76:	f7fc fbe5 	bl	8002444 <HAL_GetTick>
 8005c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c7c:	e008      	b.n	8005c90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c7e:	f7fc fbe1 	bl	8002444 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e05c      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c90:	4b11      	ldr	r3, [pc, #68]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d0f0      	beq.n	8005c7e <HAL_RCC_OscConfig+0x416>
 8005c9c:	e054      	b.n	8005d48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c9e:	4b10      	ldr	r3, [pc, #64]	@ (8005ce0 <HAL_RCC_OscConfig+0x478>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca4:	f7fc fbce 	bl	8002444 <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005caa:	e008      	b.n	8005cbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cac:	f7fc fbca 	bl	8002444 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e045      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cbe:	4b06      	ldr	r3, [pc, #24]	@ (8005cd8 <HAL_RCC_OscConfig+0x470>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1f0      	bne.n	8005cac <HAL_RCC_OscConfig+0x444>
 8005cca:	e03d      	b.n	8005d48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d107      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e038      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
 8005cd8:	40023800 	.word	0x40023800
 8005cdc:	40007000 	.word	0x40007000
 8005ce0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8005d54 <HAL_RCC_OscConfig+0x4ec>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d028      	beq.n	8005d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d121      	bne.n	8005d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d11a      	bne.n	8005d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d14:	4013      	ands	r3, r2
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d111      	bne.n	8005d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2a:	085b      	lsrs	r3, r3, #1
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d107      	bne.n	8005d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d001      	beq.n	8005d48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e000      	b.n	8005d4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40023800 	.word	0x40023800

08005d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e0cc      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d6c:	4b68      	ldr	r3, [pc, #416]	@ (8005f10 <HAL_RCC_ClockConfig+0x1b8>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0307 	and.w	r3, r3, #7
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d90c      	bls.n	8005d94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d7a:	4b65      	ldr	r3, [pc, #404]	@ (8005f10 <HAL_RCC_ClockConfig+0x1b8>)
 8005d7c:	683a      	ldr	r2, [r7, #0]
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d82:	4b63      	ldr	r3, [pc, #396]	@ (8005f10 <HAL_RCC_ClockConfig+0x1b8>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0307 	and.w	r3, r3, #7
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d001      	beq.n	8005d94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e0b8      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0302 	and.w	r3, r3, #2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d020      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0304 	and.w	r3, r3, #4
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d005      	beq.n	8005db8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dac:	4b59      	ldr	r3, [pc, #356]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	4a58      	ldr	r2, [pc, #352]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005db2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005db6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0308 	and.w	r3, r3, #8
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d005      	beq.n	8005dd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dc4:	4b53      	ldr	r3, [pc, #332]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	4a52      	ldr	r2, [pc, #328]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005dca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005dce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dd0:	4b50      	ldr	r3, [pc, #320]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	494d      	ldr	r1, [pc, #308]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d044      	beq.n	8005e78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d107      	bne.n	8005e06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005df6:	4b47      	ldr	r3, [pc, #284]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d119      	bne.n	8005e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e07f      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	2b02      	cmp	r3, #2
 8005e0c:	d003      	beq.n	8005e16 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e12:	2b03      	cmp	r3, #3
 8005e14:	d107      	bne.n	8005e26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e16:	4b3f      	ldr	r3, [pc, #252]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d109      	bne.n	8005e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e06f      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e26:	4b3b      	ldr	r3, [pc, #236]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0302 	and.w	r3, r3, #2
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e067      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e36:	4b37      	ldr	r3, [pc, #220]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f023 0203 	bic.w	r2, r3, #3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	4934      	ldr	r1, [pc, #208]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e48:	f7fc fafc 	bl	8002444 <HAL_GetTick>
 8005e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e4e:	e00a      	b.n	8005e66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e50:	f7fc faf8 	bl	8002444 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e04f      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e66:	4b2b      	ldr	r3, [pc, #172]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f003 020c 	and.w	r2, r3, #12
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d1eb      	bne.n	8005e50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e78:	4b25      	ldr	r3, [pc, #148]	@ (8005f10 <HAL_RCC_ClockConfig+0x1b8>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0307 	and.w	r3, r3, #7
 8005e80:	683a      	ldr	r2, [r7, #0]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d20c      	bcs.n	8005ea0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e86:	4b22      	ldr	r3, [pc, #136]	@ (8005f10 <HAL_RCC_ClockConfig+0x1b8>)
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	b2d2      	uxtb	r2, r2
 8005e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e8e:	4b20      	ldr	r3, [pc, #128]	@ (8005f10 <HAL_RCC_ClockConfig+0x1b8>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0307 	and.w	r3, r3, #7
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d001      	beq.n	8005ea0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e032      	b.n	8005f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0304 	and.w	r3, r3, #4
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d008      	beq.n	8005ebe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005eac:	4b19      	ldr	r3, [pc, #100]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	4916      	ldr	r1, [pc, #88]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0308 	and.w	r3, r3, #8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d009      	beq.n	8005ede <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005eca:	4b12      	ldr	r3, [pc, #72]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	00db      	lsls	r3, r3, #3
 8005ed8:	490e      	ldr	r1, [pc, #56]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ede:	f000 f821 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f14 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	091b      	lsrs	r3, r3, #4
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	490a      	ldr	r1, [pc, #40]	@ (8005f18 <HAL_RCC_ClockConfig+0x1c0>)
 8005ef0:	5ccb      	ldrb	r3, [r1, r3]
 8005ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ef6:	4a09      	ldr	r2, [pc, #36]	@ (8005f1c <HAL_RCC_ClockConfig+0x1c4>)
 8005ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005efa:	4b09      	ldr	r3, [pc, #36]	@ (8005f20 <HAL_RCC_ClockConfig+0x1c8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fc fa5c 	bl	80023bc <HAL_InitTick>

  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	40023c00 	.word	0x40023c00
 8005f14:	40023800 	.word	0x40023800
 8005f18:	0800b1d4 	.word	0x0800b1d4
 8005f1c:	20000004 	.word	0x20000004
 8005f20:	20000008 	.word	0x20000008

08005f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f28:	b094      	sub	sp, #80	@ 0x50
 8005f2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005f30:	2300      	movs	r3, #0
 8005f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f3c:	4b79      	ldr	r3, [pc, #484]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f003 030c 	and.w	r3, r3, #12
 8005f44:	2b08      	cmp	r3, #8
 8005f46:	d00d      	beq.n	8005f64 <HAL_RCC_GetSysClockFreq+0x40>
 8005f48:	2b08      	cmp	r3, #8
 8005f4a:	f200 80e1 	bhi.w	8006110 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d002      	beq.n	8005f58 <HAL_RCC_GetSysClockFreq+0x34>
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	d003      	beq.n	8005f5e <HAL_RCC_GetSysClockFreq+0x3a>
 8005f56:	e0db      	b.n	8006110 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f58:	4b73      	ldr	r3, [pc, #460]	@ (8006128 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f5c:	e0db      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f5e:	4b73      	ldr	r3, [pc, #460]	@ (800612c <HAL_RCC_GetSysClockFreq+0x208>)
 8005f60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f62:	e0d8      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f64:	4b6f      	ldr	r3, [pc, #444]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f6c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f6e:	4b6d      	ldr	r3, [pc, #436]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d063      	beq.n	8006042 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f7a:	4b6a      	ldr	r3, [pc, #424]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	099b      	lsrs	r3, r3, #6
 8005f80:	2200      	movs	r2, #0
 8005f82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f84:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f8e:	2300      	movs	r3, #0
 8005f90:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005f96:	4622      	mov	r2, r4
 8005f98:	462b      	mov	r3, r5
 8005f9a:	f04f 0000 	mov.w	r0, #0
 8005f9e:	f04f 0100 	mov.w	r1, #0
 8005fa2:	0159      	lsls	r1, r3, #5
 8005fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fa8:	0150      	lsls	r0, r2, #5
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4621      	mov	r1, r4
 8005fb0:	1a51      	subs	r1, r2, r1
 8005fb2:	6139      	str	r1, [r7, #16]
 8005fb4:	4629      	mov	r1, r5
 8005fb6:	eb63 0301 	sbc.w	r3, r3, r1
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	f04f 0200 	mov.w	r2, #0
 8005fc0:	f04f 0300 	mov.w	r3, #0
 8005fc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fc8:	4659      	mov	r1, fp
 8005fca:	018b      	lsls	r3, r1, #6
 8005fcc:	4651      	mov	r1, sl
 8005fce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fd2:	4651      	mov	r1, sl
 8005fd4:	018a      	lsls	r2, r1, #6
 8005fd6:	4651      	mov	r1, sl
 8005fd8:	ebb2 0801 	subs.w	r8, r2, r1
 8005fdc:	4659      	mov	r1, fp
 8005fde:	eb63 0901 	sbc.w	r9, r3, r1
 8005fe2:	f04f 0200 	mov.w	r2, #0
 8005fe6:	f04f 0300 	mov.w	r3, #0
 8005fea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ff2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ff6:	4690      	mov	r8, r2
 8005ff8:	4699      	mov	r9, r3
 8005ffa:	4623      	mov	r3, r4
 8005ffc:	eb18 0303 	adds.w	r3, r8, r3
 8006000:	60bb      	str	r3, [r7, #8]
 8006002:	462b      	mov	r3, r5
 8006004:	eb49 0303 	adc.w	r3, r9, r3
 8006008:	60fb      	str	r3, [r7, #12]
 800600a:	f04f 0200 	mov.w	r2, #0
 800600e:	f04f 0300 	mov.w	r3, #0
 8006012:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006016:	4629      	mov	r1, r5
 8006018:	024b      	lsls	r3, r1, #9
 800601a:	4621      	mov	r1, r4
 800601c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006020:	4621      	mov	r1, r4
 8006022:	024a      	lsls	r2, r1, #9
 8006024:	4610      	mov	r0, r2
 8006026:	4619      	mov	r1, r3
 8006028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800602a:	2200      	movs	r2, #0
 800602c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800602e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006030:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006034:	f7fa f8c8 	bl	80001c8 <__aeabi_uldivmod>
 8006038:	4602      	mov	r2, r0
 800603a:	460b      	mov	r3, r1
 800603c:	4613      	mov	r3, r2
 800603e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006040:	e058      	b.n	80060f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006042:	4b38      	ldr	r3, [pc, #224]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x200>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	099b      	lsrs	r3, r3, #6
 8006048:	2200      	movs	r2, #0
 800604a:	4618      	mov	r0, r3
 800604c:	4611      	mov	r1, r2
 800604e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006052:	623b      	str	r3, [r7, #32]
 8006054:	2300      	movs	r3, #0
 8006056:	627b      	str	r3, [r7, #36]	@ 0x24
 8006058:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800605c:	4642      	mov	r2, r8
 800605e:	464b      	mov	r3, r9
 8006060:	f04f 0000 	mov.w	r0, #0
 8006064:	f04f 0100 	mov.w	r1, #0
 8006068:	0159      	lsls	r1, r3, #5
 800606a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800606e:	0150      	lsls	r0, r2, #5
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	4641      	mov	r1, r8
 8006076:	ebb2 0a01 	subs.w	sl, r2, r1
 800607a:	4649      	mov	r1, r9
 800607c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006080:	f04f 0200 	mov.w	r2, #0
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800608c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006090:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006094:	ebb2 040a 	subs.w	r4, r2, sl
 8006098:	eb63 050b 	sbc.w	r5, r3, fp
 800609c:	f04f 0200 	mov.w	r2, #0
 80060a0:	f04f 0300 	mov.w	r3, #0
 80060a4:	00eb      	lsls	r3, r5, #3
 80060a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060aa:	00e2      	lsls	r2, r4, #3
 80060ac:	4614      	mov	r4, r2
 80060ae:	461d      	mov	r5, r3
 80060b0:	4643      	mov	r3, r8
 80060b2:	18e3      	adds	r3, r4, r3
 80060b4:	603b      	str	r3, [r7, #0]
 80060b6:	464b      	mov	r3, r9
 80060b8:	eb45 0303 	adc.w	r3, r5, r3
 80060bc:	607b      	str	r3, [r7, #4]
 80060be:	f04f 0200 	mov.w	r2, #0
 80060c2:	f04f 0300 	mov.w	r3, #0
 80060c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060ca:	4629      	mov	r1, r5
 80060cc:	028b      	lsls	r3, r1, #10
 80060ce:	4621      	mov	r1, r4
 80060d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060d4:	4621      	mov	r1, r4
 80060d6:	028a      	lsls	r2, r1, #10
 80060d8:	4610      	mov	r0, r2
 80060da:	4619      	mov	r1, r3
 80060dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060de:	2200      	movs	r2, #0
 80060e0:	61bb      	str	r3, [r7, #24]
 80060e2:	61fa      	str	r2, [r7, #28]
 80060e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060e8:	f7fa f86e 	bl	80001c8 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4613      	mov	r3, r2
 80060f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80060f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x200>)
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	0c1b      	lsrs	r3, r3, #16
 80060fa:	f003 0303 	and.w	r3, r3, #3
 80060fe:	3301      	adds	r3, #1
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006104:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006108:	fbb2 f3f3 	udiv	r3, r2, r3
 800610c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800610e:	e002      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006110:	4b05      	ldr	r3, [pc, #20]	@ (8006128 <HAL_RCC_GetSysClockFreq+0x204>)
 8006112:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006118:	4618      	mov	r0, r3
 800611a:	3750      	adds	r7, #80	@ 0x50
 800611c:	46bd      	mov	sp, r7
 800611e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006122:	bf00      	nop
 8006124:	40023800 	.word	0x40023800
 8006128:	00f42400 	.word	0x00f42400
 800612c:	007a1200 	.word	0x007a1200

08006130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006134:	4b03      	ldr	r3, [pc, #12]	@ (8006144 <HAL_RCC_GetHCLKFreq+0x14>)
 8006136:	681b      	ldr	r3, [r3, #0]
}
 8006138:	4618      	mov	r0, r3
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	20000004 	.word	0x20000004

08006148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800614c:	f7ff fff0 	bl	8006130 <HAL_RCC_GetHCLKFreq>
 8006150:	4602      	mov	r2, r0
 8006152:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	0a9b      	lsrs	r3, r3, #10
 8006158:	f003 0307 	and.w	r3, r3, #7
 800615c:	4903      	ldr	r1, [pc, #12]	@ (800616c <HAL_RCC_GetPCLK1Freq+0x24>)
 800615e:	5ccb      	ldrb	r3, [r1, r3]
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40023800 	.word	0x40023800
 800616c:	0800b1e4 	.word	0x0800b1e4

08006170 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800617c:	2300      	movs	r3, #0
 800617e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d105      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006194:	2b00      	cmp	r3, #0
 8006196:	d035      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006198:	4b62      	ldr	r3, [pc, #392]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800619a:	2200      	movs	r2, #0
 800619c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800619e:	f7fc f951 	bl	8002444 <HAL_GetTick>
 80061a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80061a4:	e008      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80061a6:	f7fc f94d 	bl	8002444 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d901      	bls.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e0b0      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80061b8:	4b5b      	ldr	r3, [pc, #364]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1f0      	bne.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	019a      	lsls	r2, r3, #6
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	071b      	lsls	r3, r3, #28
 80061d0:	4955      	ldr	r1, [pc, #340]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80061d8:	4b52      	ldr	r3, [pc, #328]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80061da:	2201      	movs	r2, #1
 80061dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80061de:	f7fc f931 	bl	8002444 <HAL_GetTick>
 80061e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061e4:	e008      	b.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80061e6:	f7fc f92d 	bl	8002444 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d901      	bls.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e090      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061f8:	4b4b      	ldr	r3, [pc, #300]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006200:	2b00      	cmp	r3, #0
 8006202:	d0f0      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0302 	and.w	r3, r3, #2
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 8083 	beq.w	8006318 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006212:	2300      	movs	r3, #0
 8006214:	60fb      	str	r3, [r7, #12]
 8006216:	4b44      	ldr	r3, [pc, #272]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621a:	4a43      	ldr	r2, [pc, #268]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800621c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006220:	6413      	str	r3, [r2, #64]	@ 0x40
 8006222:	4b41      	ldr	r3, [pc, #260]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800622a:	60fb      	str	r3, [r7, #12]
 800622c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800622e:	4b3f      	ldr	r3, [pc, #252]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a3e      	ldr	r2, [pc, #248]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006238:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800623a:	f7fc f903 	bl	8002444 <HAL_GetTick>
 800623e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006240:	e008      	b.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006242:	f7fc f8ff 	bl	8002444 <HAL_GetTick>
 8006246:	4602      	mov	r2, r0
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	2b02      	cmp	r3, #2
 800624e:	d901      	bls.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e062      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006254:	4b35      	ldr	r3, [pc, #212]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800625c:	2b00      	cmp	r3, #0
 800625e:	d0f0      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006260:	4b31      	ldr	r3, [pc, #196]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006264:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006268:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d02f      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	429a      	cmp	r2, r3
 800627c:	d028      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800627e:	4b2a      	ldr	r3, [pc, #168]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006286:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006288:	4b29      	ldr	r3, [pc, #164]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800628a:	2201      	movs	r2, #1
 800628c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800628e:	4b28      	ldr	r3, [pc, #160]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006290:	2200      	movs	r2, #0
 8006292:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006294:	4a24      	ldr	r2, [pc, #144]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800629a:	4b23      	ldr	r3, [pc, #140]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800629c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d114      	bne.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80062a6:	f7fc f8cd 	bl	8002444 <HAL_GetTick>
 80062aa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ac:	e00a      	b.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ae:	f7fc f8c9 	bl	8002444 <HAL_GetTick>
 80062b2:	4602      	mov	r2, r0
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062bc:	4293      	cmp	r3, r2
 80062be:	d901      	bls.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e02a      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062c4:	4b18      	ldr	r3, [pc, #96]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062c8:	f003 0302 	and.w	r3, r3, #2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d0ee      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062dc:	d10d      	bne.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80062de:	4b12      	ldr	r3, [pc, #72]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80062ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062f2:	490d      	ldr	r1, [pc, #52]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062f4:	4313      	orrs	r3, r2
 80062f6:	608b      	str	r3, [r1, #8]
 80062f8:	e005      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80062fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	4a0a      	ldr	r2, [pc, #40]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006300:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006304:	6093      	str	r3, [r2, #8]
 8006306:	4b08      	ldr	r3, [pc, #32]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006308:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006312:	4905      	ldr	r1, [pc, #20]	@ (8006328 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006314:	4313      	orrs	r3, r2
 8006316:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3718      	adds	r7, #24
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	42470068 	.word	0x42470068
 8006328:	40023800 	.word	0x40023800
 800632c:	40007000 	.word	0x40007000
 8006330:	42470e40 	.word	0x42470e40

08006334 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006334:	b480      	push	{r7}
 8006336:	b087      	sub	sp, #28
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006344:	2300      	movs	r3, #0
 8006346:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006348:	2300      	movs	r3, #0
 800634a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b01      	cmp	r3, #1
 8006350:	d13f      	bne.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006352:	4b24      	ldr	r3, [pc, #144]	@ (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800635a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d006      	beq.n	8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006368:	d12f      	bne.n	80063ca <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800636a:	4b1f      	ldr	r3, [pc, #124]	@ (80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800636c:	617b      	str	r3, [r7, #20]
          break;
 800636e:	e02f      	b.n	80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006370:	4b1c      	ldr	r3, [pc, #112]	@ (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800637c:	d108      	bne.n	8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800637e:	4b19      	ldr	r3, [pc, #100]	@ (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006386:	4a19      	ldr	r2, [pc, #100]	@ (80063ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006388:	fbb2 f3f3 	udiv	r3, r2, r3
 800638c:	613b      	str	r3, [r7, #16]
 800638e:	e007      	b.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006390:	4b14      	ldr	r3, [pc, #80]	@ (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006398:	4a15      	ldr	r2, [pc, #84]	@ (80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800639a:	fbb2 f3f3 	udiv	r3, r2, r3
 800639e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80063a0:	4b10      	ldr	r3, [pc, #64]	@ (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80063a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063a6:	099b      	lsrs	r3, r3, #6
 80063a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	fb02 f303 	mul.w	r3, r2, r3
 80063b2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80063b4:	4b0b      	ldr	r3, [pc, #44]	@ (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80063b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063ba:	0f1b      	lsrs	r3, r3, #28
 80063bc:	f003 0307 	and.w	r3, r3, #7
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c6:	617b      	str	r3, [r7, #20]
          break;
 80063c8:	e002      	b.n	80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80063ca:	2300      	movs	r3, #0
 80063cc:	617b      	str	r3, [r7, #20]
          break;
 80063ce:	bf00      	nop
        }
      }
      break;
 80063d0:	e000      	b.n	80063d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80063d2:	bf00      	nop
    }
  }
  return frequency;
 80063d4:	697b      	ldr	r3, [r7, #20]
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	371c      	adds	r7, #28
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	40023800 	.word	0x40023800
 80063e8:	00bb8000 	.word	0x00bb8000
 80063ec:	007a1200 	.word	0x007a1200
 80063f0:	00f42400 	.word	0x00f42400

080063f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e07b      	b.n	80064fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	d108      	bne.n	8006420 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006416:	d009      	beq.n	800642c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	61da      	str	r2, [r3, #28]
 800641e:	e005      	b.n	800642c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d106      	bne.n	800644c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7fb feb0 	bl	80021ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006462:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006474:	431a      	orrs	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	431a      	orrs	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	f003 0301 	and.w	r3, r3, #1
 8006492:	431a      	orrs	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800649c:	431a      	orrs	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a1b      	ldr	r3, [r3, #32]
 80064ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064b0:	ea42 0103 	orr.w	r1, r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	0c1b      	lsrs	r3, r3, #16
 80064ca:	f003 0104 	and.w	r1, r3, #4
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d2:	f003 0210 	and.w	r2, r3, #16
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	69da      	ldr	r2, [r3, #28]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3708      	adds	r7, #8
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006506:	b084      	sub	sp, #16
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	f107 001c 	add.w	r0, r7, #28
 8006514:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006518:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800651c:	2b01      	cmp	r3, #1
 800651e:	d123      	bne.n	8006568 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006524:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006534:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006548:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800654c:	2b01      	cmp	r3, #1
 800654e:	d105      	bne.n	800655c <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f001 fae9 	bl	8007b34 <USB_CoreReset>
 8006562:	4603      	mov	r3, r0
 8006564:	73fb      	strb	r3, [r7, #15]
 8006566:	e01b      	b.n	80065a0 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f001 fadd 	bl	8007b34 <USB_CoreReset>
 800657a:	4603      	mov	r3, r0
 800657c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800657e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006582:	2b00      	cmp	r3, #0
 8006584:	d106      	bne.n	8006594 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	639a      	str	r2, [r3, #56]	@ 0x38
 8006592:	e005      	b.n	80065a0 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006598:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80065a0:	7fbb      	ldrb	r3, [r7, #30]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d10b      	bne.n	80065be <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f043 0206 	orr.w	r2, r3, #6
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f043 0220 	orr.w	r2, r3, #32
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80065be:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065ca:	b004      	add	sp, #16
 80065cc:	4770      	bx	lr
	...

080065d0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b087      	sub	sp, #28
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	4613      	mov	r3, r2
 80065dc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80065de:	79fb      	ldrb	r3, [r7, #7]
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d165      	bne.n	80066b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	4a41      	ldr	r2, [pc, #260]	@ (80066ec <USB_SetTurnaroundTime+0x11c>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d906      	bls.n	80065fa <USB_SetTurnaroundTime+0x2a>
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	4a40      	ldr	r2, [pc, #256]	@ (80066f0 <USB_SetTurnaroundTime+0x120>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d202      	bcs.n	80065fa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80065f4:	230f      	movs	r3, #15
 80065f6:	617b      	str	r3, [r7, #20]
 80065f8:	e062      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	4a3c      	ldr	r2, [pc, #240]	@ (80066f0 <USB_SetTurnaroundTime+0x120>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d306      	bcc.n	8006610 <USB_SetTurnaroundTime+0x40>
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	4a3b      	ldr	r2, [pc, #236]	@ (80066f4 <USB_SetTurnaroundTime+0x124>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d202      	bcs.n	8006610 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800660a:	230e      	movs	r3, #14
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	e057      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	4a38      	ldr	r2, [pc, #224]	@ (80066f4 <USB_SetTurnaroundTime+0x124>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d306      	bcc.n	8006626 <USB_SetTurnaroundTime+0x56>
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	4a37      	ldr	r2, [pc, #220]	@ (80066f8 <USB_SetTurnaroundTime+0x128>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d202      	bcs.n	8006626 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006620:	230d      	movs	r3, #13
 8006622:	617b      	str	r3, [r7, #20]
 8006624:	e04c      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	4a33      	ldr	r2, [pc, #204]	@ (80066f8 <USB_SetTurnaroundTime+0x128>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d306      	bcc.n	800663c <USB_SetTurnaroundTime+0x6c>
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	4a32      	ldr	r2, [pc, #200]	@ (80066fc <USB_SetTurnaroundTime+0x12c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d802      	bhi.n	800663c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006636:	230c      	movs	r3, #12
 8006638:	617b      	str	r3, [r7, #20]
 800663a:	e041      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	4a2f      	ldr	r2, [pc, #188]	@ (80066fc <USB_SetTurnaroundTime+0x12c>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d906      	bls.n	8006652 <USB_SetTurnaroundTime+0x82>
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	4a2e      	ldr	r2, [pc, #184]	@ (8006700 <USB_SetTurnaroundTime+0x130>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d802      	bhi.n	8006652 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800664c:	230b      	movs	r3, #11
 800664e:	617b      	str	r3, [r7, #20]
 8006650:	e036      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	4a2a      	ldr	r2, [pc, #168]	@ (8006700 <USB_SetTurnaroundTime+0x130>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d906      	bls.n	8006668 <USB_SetTurnaroundTime+0x98>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	4a29      	ldr	r2, [pc, #164]	@ (8006704 <USB_SetTurnaroundTime+0x134>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d802      	bhi.n	8006668 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006662:	230a      	movs	r3, #10
 8006664:	617b      	str	r3, [r7, #20]
 8006666:	e02b      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4a26      	ldr	r2, [pc, #152]	@ (8006704 <USB_SetTurnaroundTime+0x134>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d906      	bls.n	800667e <USB_SetTurnaroundTime+0xae>
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	4a25      	ldr	r2, [pc, #148]	@ (8006708 <USB_SetTurnaroundTime+0x138>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d202      	bcs.n	800667e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006678:	2309      	movs	r3, #9
 800667a:	617b      	str	r3, [r7, #20]
 800667c:	e020      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	4a21      	ldr	r2, [pc, #132]	@ (8006708 <USB_SetTurnaroundTime+0x138>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d306      	bcc.n	8006694 <USB_SetTurnaroundTime+0xc4>
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	4a20      	ldr	r2, [pc, #128]	@ (800670c <USB_SetTurnaroundTime+0x13c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d802      	bhi.n	8006694 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800668e:	2308      	movs	r3, #8
 8006690:	617b      	str	r3, [r7, #20]
 8006692:	e015      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	4a1d      	ldr	r2, [pc, #116]	@ (800670c <USB_SetTurnaroundTime+0x13c>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d906      	bls.n	80066aa <USB_SetTurnaroundTime+0xda>
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	4a1c      	ldr	r2, [pc, #112]	@ (8006710 <USB_SetTurnaroundTime+0x140>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d202      	bcs.n	80066aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80066a4:	2307      	movs	r3, #7
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	e00a      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80066aa:	2306      	movs	r3, #6
 80066ac:	617b      	str	r3, [r7, #20]
 80066ae:	e007      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80066b0:	79fb      	ldrb	r3, [r7, #7]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d102      	bne.n	80066bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80066b6:	2309      	movs	r3, #9
 80066b8:	617b      	str	r3, [r7, #20]
 80066ba:	e001      	b.n	80066c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80066bc:	2309      	movs	r3, #9
 80066be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	68da      	ldr	r2, [r3, #12]
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	029b      	lsls	r3, r3, #10
 80066d4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80066d8:	431a      	orrs	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	00d8acbf 	.word	0x00d8acbf
 80066f0:	00e4e1c0 	.word	0x00e4e1c0
 80066f4:	00f42400 	.word	0x00f42400
 80066f8:	01067380 	.word	0x01067380
 80066fc:	011a499f 	.word	0x011a499f
 8006700:	01312cff 	.word	0x01312cff
 8006704:	014ca43f 	.word	0x014ca43f
 8006708:	016e3600 	.word	0x016e3600
 800670c:	01a6ab1f 	.word	0x01a6ab1f
 8006710:	01e84800 	.word	0x01e84800

08006714 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f043 0201 	orr.w	r2, r3, #1
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	370c      	adds	r7, #12
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr

08006736 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006736:	b480      	push	{r7}
 8006738:	b083      	sub	sp, #12
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f023 0201 	bic.w	r2, r3, #1
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006774:	78fb      	ldrb	r3, [r7, #3]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d115      	bne.n	80067a6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006786:	200a      	movs	r0, #10
 8006788:	f7fb fe68 	bl	800245c <HAL_Delay>
      ms += 10U;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	330a      	adds	r3, #10
 8006790:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f001 f93f 	bl	8007a16 <USB_GetMode>
 8006798:	4603      	mov	r3, r0
 800679a:	2b01      	cmp	r3, #1
 800679c:	d01e      	beq.n	80067dc <USB_SetCurrentMode+0x84>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2bc7      	cmp	r3, #199	@ 0xc7
 80067a2:	d9f0      	bls.n	8006786 <USB_SetCurrentMode+0x2e>
 80067a4:	e01a      	b.n	80067dc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d115      	bne.n	80067d8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80067b8:	200a      	movs	r0, #10
 80067ba:	f7fb fe4f 	bl	800245c <HAL_Delay>
      ms += 10U;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	330a      	adds	r3, #10
 80067c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f001 f926 	bl	8007a16 <USB_GetMode>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d005      	beq.n	80067dc <USB_SetCurrentMode+0x84>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2bc7      	cmp	r3, #199	@ 0xc7
 80067d4:	d9f0      	bls.n	80067b8 <USB_SetCurrentMode+0x60>
 80067d6:	e001      	b.n	80067dc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e005      	b.n	80067e8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2bc8      	cmp	r3, #200	@ 0xc8
 80067e0:	d101      	bne.n	80067e6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e000      	b.n	80067e8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80067f0:	b084      	sub	sp, #16
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b086      	sub	sp, #24
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80067fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800680a:	2300      	movs	r3, #0
 800680c:	613b      	str	r3, [r7, #16]
 800680e:	e009      	b.n	8006824 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	3340      	adds	r3, #64	@ 0x40
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	4413      	add	r3, r2
 800681a:	2200      	movs	r2, #0
 800681c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	3301      	adds	r3, #1
 8006822:	613b      	str	r3, [r7, #16]
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	2b0e      	cmp	r3, #14
 8006828:	d9f2      	bls.n	8006810 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800682a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800682e:	2b00      	cmp	r3, #0
 8006830:	d11c      	bne.n	800686c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006840:	f043 0302 	orr.w	r3, r3, #2
 8006844:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006856:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006862:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	639a      	str	r2, [r3, #56]	@ 0x38
 800686a:	e00b      	b.n	8006884 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006870:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800688a:	461a      	mov	r2, r3
 800688c:	2300      	movs	r3, #0
 800688e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006890:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006894:	2b01      	cmp	r3, #1
 8006896:	d10d      	bne.n	80068b4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800689c:	2b00      	cmp	r3, #0
 800689e:	d104      	bne.n	80068aa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80068a0:	2100      	movs	r1, #0
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 f968 	bl	8006b78 <USB_SetDevSpeed>
 80068a8:	e008      	b.n	80068bc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80068aa:	2101      	movs	r1, #1
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f963 	bl	8006b78 <USB_SetDevSpeed>
 80068b2:	e003      	b.n	80068bc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80068b4:	2103      	movs	r1, #3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f95e 	bl	8006b78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80068bc:	2110      	movs	r1, #16
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f8fa 	bl	8006ab8 <USB_FlushTxFifo>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f924 	bl	8006b1c <USB_FlushRxFifo>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068e4:	461a      	mov	r2, r3
 80068e6:	2300      	movs	r3, #0
 80068e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068f0:	461a      	mov	r2, r3
 80068f2:	2300      	movs	r3, #0
 80068f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068fc:	461a      	mov	r2, r3
 80068fe:	2300      	movs	r3, #0
 8006900:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006902:	2300      	movs	r3, #0
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	e043      	b.n	8006990 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	015a      	lsls	r2, r3, #5
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4413      	add	r3, r2
 8006910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800691a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800691e:	d118      	bne.n	8006952 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10a      	bne.n	800693c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	015a      	lsls	r2, r3, #5
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	4413      	add	r3, r2
 800692e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006932:	461a      	mov	r2, r3
 8006934:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	e013      	b.n	8006964 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4413      	add	r3, r2
 8006944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006948:	461a      	mov	r2, r3
 800694a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	e008      	b.n	8006964 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	4413      	add	r3, r2
 800695a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695e:	461a      	mov	r2, r3
 8006960:	2300      	movs	r3, #0
 8006962:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	015a      	lsls	r2, r3, #5
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	4413      	add	r3, r2
 800696c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006970:	461a      	mov	r2, r3
 8006972:	2300      	movs	r3, #0
 8006974:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	015a      	lsls	r2, r3, #5
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	4413      	add	r3, r2
 800697e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006982:	461a      	mov	r2, r3
 8006984:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006988:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	3301      	adds	r3, #1
 800698e:	613b      	str	r3, [r7, #16]
 8006990:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006994:	461a      	mov	r2, r3
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	4293      	cmp	r3, r2
 800699a:	d3b5      	bcc.n	8006908 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800699c:	2300      	movs	r3, #0
 800699e:	613b      	str	r3, [r7, #16]
 80069a0:	e043      	b.n	8006a2a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069b8:	d118      	bne.n	80069ec <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069cc:	461a      	mov	r2, r3
 80069ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	e013      	b.n	80069fe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	015a      	lsls	r2, r3, #5
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4413      	add	r3, r2
 80069de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e2:	461a      	mov	r2, r3
 80069e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	e008      	b.n	80069fe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f8:	461a      	mov	r2, r3
 80069fa:	2300      	movs	r3, #0
 80069fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	015a      	lsls	r2, r3, #5
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4413      	add	r3, r2
 8006a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	3301      	adds	r3, #1
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a2e:	461a      	mov	r2, r3
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d3b5      	bcc.n	80069a2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a48:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006a56:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006a58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d105      	bne.n	8006a6c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	f043 0210 	orr.w	r2, r3, #16
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	699a      	ldr	r2, [r3, #24]
 8006a70:	4b10      	ldr	r3, [pc, #64]	@ (8006ab4 <USB_DevInit+0x2c4>)
 8006a72:	4313      	orrs	r3, r2
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006a78:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d005      	beq.n	8006a8c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	f043 0208 	orr.w	r2, r3, #8
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006a8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d107      	bne.n	8006aa4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	699b      	ldr	r3, [r3, #24]
 8006a98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a9c:	f043 0304 	orr.w	r3, r3, #4
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3718      	adds	r7, #24
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ab0:	b004      	add	sp, #16
 8006ab2:	4770      	bx	lr
 8006ab4:	803c3800 	.word	0x803c3800

08006ab8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ad2:	d901      	bls.n	8006ad8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	e01b      	b.n	8006b10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	daf2      	bge.n	8006ac6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	019b      	lsls	r3, r3, #6
 8006ae8:	f043 0220 	orr.w	r2, r3, #32
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	3301      	adds	r3, #1
 8006af4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006afc:	d901      	bls.n	8006b02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e006      	b.n	8006b10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	f003 0320 	and.w	r3, r3, #32
 8006b0a:	2b20      	cmp	r3, #32
 8006b0c:	d0f0      	beq.n	8006af0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3714      	adds	r7, #20
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b34:	d901      	bls.n	8006b3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e018      	b.n	8006b6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	daf2      	bge.n	8006b28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2210      	movs	r2, #16
 8006b4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b58:	d901      	bls.n	8006b5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e006      	b.n	8006b6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	f003 0310 	and.w	r3, r3, #16
 8006b66:	2b10      	cmp	r3, #16
 8006b68:	d0f0      	beq.n	8006b4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3714      	adds	r7, #20
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	460b      	mov	r3, r1
 8006b82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	78fb      	ldrb	r3, [r7, #3]
 8006b92:	68f9      	ldr	r1, [r7, #12]
 8006b94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b087      	sub	sp, #28
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f003 0306 	and.w	r3, r3, #6
 8006bc2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d102      	bne.n	8006bd0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	75fb      	strb	r3, [r7, #23]
 8006bce:	e00a      	b.n	8006be6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	d002      	beq.n	8006bdc <USB_GetDevSpeed+0x32>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2b06      	cmp	r3, #6
 8006bda:	d102      	bne.n	8006be2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006bdc:	2302      	movs	r3, #2
 8006bde:	75fb      	strb	r3, [r7, #23]
 8006be0:	e001      	b.n	8006be6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006be2:	230f      	movs	r3, #15
 8006be4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	371c      	adds	r7, #28
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	785b      	ldrb	r3, [r3, #1]
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d13a      	bne.n	8006c86 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c16:	69da      	ldr	r2, [r3, #28]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	2101      	movs	r1, #1
 8006c22:	fa01 f303 	lsl.w	r3, r1, r3
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	68f9      	ldr	r1, [r7, #12]
 8006c2a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	015a      	lsls	r2, r3, #5
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	4413      	add	r3, r2
 8006c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d155      	bne.n	8006cf4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	015a      	lsls	r2, r3, #5
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	4413      	add	r3, r2
 8006c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	791b      	ldrb	r3, [r3, #4]
 8006c62:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c64:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	059b      	lsls	r3, r3, #22
 8006c6a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	0151      	lsls	r1, r2, #5
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	440a      	add	r2, r1
 8006c76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	e036      	b.n	8006cf4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c8c:	69da      	ldr	r2, [r3, #28]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	f003 030f 	and.w	r3, r3, #15
 8006c96:	2101      	movs	r1, #1
 8006c98:	fa01 f303 	lsl.w	r3, r1, r3
 8006c9c:	041b      	lsls	r3, r3, #16
 8006c9e:	68f9      	ldr	r1, [r7, #12]
 8006ca0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d11a      	bne.n	8006cf4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	791b      	ldrb	r3, [r3, #4]
 8006cd8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006cda:	430b      	orrs	r3, r1
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	0151      	lsls	r1, r2, #5
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	440a      	add	r2, r1
 8006ce6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cf2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
	...

08006d04 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	785b      	ldrb	r3, [r3, #1]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d161      	bne.n	8006de4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d36:	d11f      	bne.n	8006d78 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	015a      	lsls	r2, r3, #5
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4413      	add	r3, r2
 8006d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	0151      	lsls	r1, r2, #5
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	440a      	add	r2, r1
 8006d4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d52:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006d56:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	015a      	lsls	r2, r3, #5
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	4413      	add	r3, r2
 8006d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	0151      	lsls	r1, r2, #5
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	440a      	add	r2, r1
 8006d6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d72:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d76:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	f003 030f 	and.w	r3, r3, #15
 8006d88:	2101      	movs	r1, #1
 8006d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	43db      	mvns	r3, r3
 8006d92:	68f9      	ldr	r1, [r7, #12]
 8006d94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d98:	4013      	ands	r3, r2
 8006d9a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006da2:	69da      	ldr	r2, [r3, #28]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	f003 030f 	and.w	r3, r3, #15
 8006dac:	2101      	movs	r1, #1
 8006dae:	fa01 f303 	lsl.w	r3, r1, r3
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	43db      	mvns	r3, r3
 8006db6:	68f9      	ldr	r1, [r7, #12]
 8006db8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	0159      	lsls	r1, r3, #5
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	440b      	add	r3, r1
 8006dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dda:	4619      	mov	r1, r3
 8006ddc:	4b35      	ldr	r3, [pc, #212]	@ (8006eb4 <USB_DeactivateEndpoint+0x1b0>)
 8006dde:	4013      	ands	r3, r2
 8006de0:	600b      	str	r3, [r1, #0]
 8006de2:	e060      	b.n	8006ea6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006df6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dfa:	d11f      	bne.n	8006e3c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	015a      	lsls	r2, r3, #5
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4413      	add	r3, r2
 8006e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	0151      	lsls	r1, r2, #5
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	440a      	add	r2, r1
 8006e12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e16:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e1a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	0151      	lsls	r1, r2, #5
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	440a      	add	r2, r1
 8006e32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e3a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	f003 030f 	and.w	r3, r3, #15
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e52:	041b      	lsls	r3, r3, #16
 8006e54:	43db      	mvns	r3, r3
 8006e56:	68f9      	ldr	r1, [r7, #12]
 8006e58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e66:	69da      	ldr	r2, [r3, #28]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	f003 030f 	and.w	r3, r3, #15
 8006e70:	2101      	movs	r1, #1
 8006e72:	fa01 f303 	lsl.w	r3, r1, r3
 8006e76:	041b      	lsls	r3, r3, #16
 8006e78:	43db      	mvns	r3, r3
 8006e7a:	68f9      	ldr	r1, [r7, #12]
 8006e7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e80:	4013      	ands	r3, r2
 8006e82:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	0159      	lsls	r1, r3, #5
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	440b      	add	r3, r1
 8006e9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4b05      	ldr	r3, [pc, #20]	@ (8006eb8 <USB_DeactivateEndpoint+0x1b4>)
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3714      	adds	r7, #20
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr
 8006eb4:	ec337800 	.word	0xec337800
 8006eb8:	eff37800 	.word	0xeff37800

08006ebc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b08a      	sub	sp, #40	@ 0x28
 8006ec0:	af02      	add	r7, sp, #8
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	785b      	ldrb	r3, [r3, #1]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	f040 817f 	bne.w	80071dc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d132      	bne.n	8006f4c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	015a      	lsls	r2, r3, #5
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	4413      	add	r3, r2
 8006eee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	69ba      	ldr	r2, [r7, #24]
 8006ef6:	0151      	lsls	r1, r2, #5
 8006ef8:	69fa      	ldr	r2, [r7, #28]
 8006efa:	440a      	add	r2, r1
 8006efc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f00:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f04:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	69ba      	ldr	r2, [r7, #24]
 8006f1a:	0151      	lsls	r1, r2, #5
 8006f1c:	69fa      	ldr	r2, [r7, #28]
 8006f1e:	440a      	add	r2, r1
 8006f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	015a      	lsls	r2, r3, #5
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	4413      	add	r3, r2
 8006f32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	69ba      	ldr	r2, [r7, #24]
 8006f3a:	0151      	lsls	r1, r2, #5
 8006f3c:	69fa      	ldr	r2, [r7, #28]
 8006f3e:	440a      	add	r2, r1
 8006f40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f44:	0cdb      	lsrs	r3, r3, #19
 8006f46:	04db      	lsls	r3, r3, #19
 8006f48:	6113      	str	r3, [r2, #16]
 8006f4a:	e097      	b.n	800707c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	69ba      	ldr	r2, [r7, #24]
 8006f5c:	0151      	lsls	r1, r2, #5
 8006f5e:	69fa      	ldr	r2, [r7, #28]
 8006f60:	440a      	add	r2, r1
 8006f62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f66:	0cdb      	lsrs	r3, r3, #19
 8006f68:	04db      	lsls	r3, r3, #19
 8006f6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	69ba      	ldr	r2, [r7, #24]
 8006f7c:	0151      	lsls	r1, r2, #5
 8006f7e:	69fa      	ldr	r2, [r7, #28]
 8006f80:	440a      	add	r2, r1
 8006f82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f86:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f8a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f8e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d11a      	bne.n	8006fcc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	691a      	ldr	r2, [r3, #16]
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d903      	bls.n	8006faa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	015a      	lsls	r2, r3, #5
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	0151      	lsls	r1, r2, #5
 8006fbc:	69fa      	ldr	r2, [r7, #28]
 8006fbe:	440a      	add	r2, r1
 8006fc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fc8:	6113      	str	r3, [r2, #16]
 8006fca:	e044      	b.n	8007056 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	691a      	ldr	r2, [r3, #16]
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	1e5a      	subs	r2, r3, #1
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fee:	691a      	ldr	r2, [r3, #16]
 8006ff0:	8afb      	ldrh	r3, [r7, #22]
 8006ff2:	04d9      	lsls	r1, r3, #19
 8006ff4:	4ba4      	ldr	r3, [pc, #656]	@ (8007288 <USB_EPStartXfer+0x3cc>)
 8006ff6:	400b      	ands	r3, r1
 8006ff8:	69b9      	ldr	r1, [r7, #24]
 8006ffa:	0148      	lsls	r0, r1, #5
 8006ffc:	69f9      	ldr	r1, [r7, #28]
 8006ffe:	4401      	add	r1, r0
 8007000:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007004:	4313      	orrs	r3, r2
 8007006:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	791b      	ldrb	r3, [r3, #4]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d122      	bne.n	8007056 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	4413      	add	r3, r2
 8007018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	0151      	lsls	r1, r2, #5
 8007022:	69fa      	ldr	r2, [r7, #28]
 8007024:	440a      	add	r2, r1
 8007026:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800702a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800702e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800703c:	691a      	ldr	r2, [r3, #16]
 800703e:	8afb      	ldrh	r3, [r7, #22]
 8007040:	075b      	lsls	r3, r3, #29
 8007042:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007046:	69b9      	ldr	r1, [r7, #24]
 8007048:	0148      	lsls	r0, r1, #5
 800704a:	69f9      	ldr	r1, [r7, #28]
 800704c:	4401      	add	r1, r0
 800704e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007052:	4313      	orrs	r3, r2
 8007054:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	4413      	add	r3, r2
 800705e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007062:	691a      	ldr	r2, [r3, #16]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	691b      	ldr	r3, [r3, #16]
 8007068:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800706c:	69b9      	ldr	r1, [r7, #24]
 800706e:	0148      	lsls	r0, r1, #5
 8007070:	69f9      	ldr	r1, [r7, #28]
 8007072:	4401      	add	r1, r0
 8007074:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007078:	4313      	orrs	r3, r2
 800707a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800707c:	79fb      	ldrb	r3, [r7, #7]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d14b      	bne.n	800711a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d009      	beq.n	800709e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	015a      	lsls	r2, r3, #5
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	4413      	add	r3, r2
 8007092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007096:	461a      	mov	r2, r3
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	791b      	ldrb	r3, [r3, #4]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d128      	bne.n	80070f8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d110      	bne.n	80070d8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	015a      	lsls	r2, r3, #5
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	4413      	add	r3, r2
 80070be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	69ba      	ldr	r2, [r7, #24]
 80070c6:	0151      	lsls	r1, r2, #5
 80070c8:	69fa      	ldr	r2, [r7, #28]
 80070ca:	440a      	add	r2, r1
 80070cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	e00f      	b.n	80070f8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	015a      	lsls	r2, r3, #5
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	69ba      	ldr	r2, [r7, #24]
 80070e8:	0151      	lsls	r1, r2, #5
 80070ea:	69fa      	ldr	r2, [r7, #28]
 80070ec:	440a      	add	r2, r1
 80070ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070f6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	015a      	lsls	r2, r3, #5
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	4413      	add	r3, r2
 8007100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	69ba      	ldr	r2, [r7, #24]
 8007108:	0151      	lsls	r1, r2, #5
 800710a:	69fa      	ldr	r2, [r7, #28]
 800710c:	440a      	add	r2, r1
 800710e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007112:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007116:	6013      	str	r3, [r2, #0]
 8007118:	e166      	b.n	80073e8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	015a      	lsls	r2, r3, #5
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	4413      	add	r3, r2
 8007122:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	69ba      	ldr	r2, [r7, #24]
 800712a:	0151      	lsls	r1, r2, #5
 800712c:	69fa      	ldr	r2, [r7, #28]
 800712e:	440a      	add	r2, r1
 8007130:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007134:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007138:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	791b      	ldrb	r3, [r3, #4]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d015      	beq.n	800716e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 814e 	beq.w	80073e8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800714c:	69fb      	ldr	r3, [r7, #28]
 800714e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007152:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	f003 030f 	and.w	r3, r3, #15
 800715c:	2101      	movs	r1, #1
 800715e:	fa01 f303 	lsl.w	r3, r1, r3
 8007162:	69f9      	ldr	r1, [r7, #28]
 8007164:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007168:	4313      	orrs	r3, r2
 800716a:	634b      	str	r3, [r1, #52]	@ 0x34
 800716c:	e13c      	b.n	80073e8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800717a:	2b00      	cmp	r3, #0
 800717c:	d110      	bne.n	80071a0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	4413      	add	r3, r2
 8007186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	69ba      	ldr	r2, [r7, #24]
 800718e:	0151      	lsls	r1, r2, #5
 8007190:	69fa      	ldr	r2, [r7, #28]
 8007192:	440a      	add	r2, r1
 8007194:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007198:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800719c:	6013      	str	r3, [r2, #0]
 800719e:	e00f      	b.n	80071c0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	015a      	lsls	r2, r3, #5
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	4413      	add	r3, r2
 80071a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	0151      	lsls	r1, r2, #5
 80071b2:	69fa      	ldr	r2, [r7, #28]
 80071b4:	440a      	add	r2, r1
 80071b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071be:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	68d9      	ldr	r1, [r3, #12]
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	781a      	ldrb	r2, [r3, #0]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	b298      	uxth	r0, r3
 80071ce:	79fb      	ldrb	r3, [r7, #7]
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	4603      	mov	r3, r0
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	f000 f9b9 	bl	800754c <USB_WritePacket>
 80071da:	e105      	b.n	80073e8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	015a      	lsls	r2, r3, #5
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	0151      	lsls	r1, r2, #5
 80071ee:	69fa      	ldr	r2, [r7, #28]
 80071f0:	440a      	add	r2, r1
 80071f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071f6:	0cdb      	lsrs	r3, r3, #19
 80071f8:	04db      	lsls	r3, r3, #19
 80071fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	4413      	add	r3, r2
 8007204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	69ba      	ldr	r2, [r7, #24]
 800720c:	0151      	lsls	r1, r2, #5
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	440a      	add	r2, r1
 8007212:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007216:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800721a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800721e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d132      	bne.n	800728c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d003      	beq.n	8007236 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	689a      	ldr	r2, [r3, #8]
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	015a      	lsls	r2, r3, #5
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	4413      	add	r3, r2
 8007246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800724a:	691a      	ldr	r2, [r3, #16]
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007254:	69b9      	ldr	r1, [r7, #24]
 8007256:	0148      	lsls	r0, r1, #5
 8007258:	69f9      	ldr	r1, [r7, #28]
 800725a:	4401      	add	r1, r0
 800725c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007260:	4313      	orrs	r3, r2
 8007262:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	015a      	lsls	r2, r3, #5
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	4413      	add	r3, r2
 800726c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	69ba      	ldr	r2, [r7, #24]
 8007274:	0151      	lsls	r1, r2, #5
 8007276:	69fa      	ldr	r2, [r7, #28]
 8007278:	440a      	add	r2, r1
 800727a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800727e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007282:	6113      	str	r3, [r2, #16]
 8007284:	e062      	b.n	800734c <USB_EPStartXfer+0x490>
 8007286:	bf00      	nop
 8007288:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d123      	bne.n	80072dc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	015a      	lsls	r2, r3, #5
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	4413      	add	r3, r2
 800729c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072a0:	691a      	ldr	r2, [r3, #16]
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072aa:	69b9      	ldr	r1, [r7, #24]
 80072ac:	0148      	lsls	r0, r1, #5
 80072ae:	69f9      	ldr	r1, [r7, #28]
 80072b0:	4401      	add	r1, r0
 80072b2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072b6:	4313      	orrs	r3, r2
 80072b8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	015a      	lsls	r2, r3, #5
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	4413      	add	r3, r2
 80072c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	69ba      	ldr	r2, [r7, #24]
 80072ca:	0151      	lsls	r1, r2, #5
 80072cc:	69fa      	ldr	r2, [r7, #28]
 80072ce:	440a      	add	r2, r1
 80072d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80072d8:	6113      	str	r3, [r2, #16]
 80072da:	e037      	b.n	800734c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	691a      	ldr	r2, [r3, #16]
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	4413      	add	r3, r2
 80072e6:	1e5a      	subs	r2, r3, #1
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	8afa      	ldrh	r2, [r7, #22]
 80072f8:	fb03 f202 	mul.w	r2, r3, r2
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730c:	691a      	ldr	r2, [r3, #16]
 800730e:	8afb      	ldrh	r3, [r7, #22]
 8007310:	04d9      	lsls	r1, r3, #19
 8007312:	4b38      	ldr	r3, [pc, #224]	@ (80073f4 <USB_EPStartXfer+0x538>)
 8007314:	400b      	ands	r3, r1
 8007316:	69b9      	ldr	r1, [r7, #24]
 8007318:	0148      	lsls	r0, r1, #5
 800731a:	69f9      	ldr	r1, [r7, #28]
 800731c:	4401      	add	r1, r0
 800731e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007322:	4313      	orrs	r3, r2
 8007324:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	015a      	lsls	r2, r3, #5
 800732a:	69fb      	ldr	r3, [r7, #28]
 800732c:	4413      	add	r3, r2
 800732e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007332:	691a      	ldr	r2, [r3, #16]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800733c:	69b9      	ldr	r1, [r7, #24]
 800733e:	0148      	lsls	r0, r1, #5
 8007340:	69f9      	ldr	r1, [r7, #28]
 8007342:	4401      	add	r1, r0
 8007344:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007348:	4313      	orrs	r3, r2
 800734a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800734c:	79fb      	ldrb	r3, [r7, #7]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d10d      	bne.n	800736e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d009      	beq.n	800736e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	68d9      	ldr	r1, [r3, #12]
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	4413      	add	r3, r2
 8007366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800736a:	460a      	mov	r2, r1
 800736c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	791b      	ldrb	r3, [r3, #4]
 8007372:	2b01      	cmp	r3, #1
 8007374:	d128      	bne.n	80073c8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007382:	2b00      	cmp	r3, #0
 8007384:	d110      	bne.n	80073a8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	69ba      	ldr	r2, [r7, #24]
 8007396:	0151      	lsls	r1, r2, #5
 8007398:	69fa      	ldr	r2, [r7, #28]
 800739a:	440a      	add	r2, r1
 800739c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80073a4:	6013      	str	r3, [r2, #0]
 80073a6:	e00f      	b.n	80073c8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	69ba      	ldr	r2, [r7, #24]
 80073b8:	0151      	lsls	r1, r2, #5
 80073ba:	69fa      	ldr	r2, [r7, #28]
 80073bc:	440a      	add	r2, r1
 80073be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	015a      	lsls	r2, r3, #5
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	4413      	add	r3, r2
 80073d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	0151      	lsls	r1, r2, #5
 80073da:	69fa      	ldr	r2, [r7, #28]
 80073dc:	440a      	add	r2, r1
 80073de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80073e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3720      	adds	r7, #32
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	1ff80000 	.word	0x1ff80000

080073f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b087      	sub	sp, #28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007406:	2300      	movs	r3, #0
 8007408:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	785b      	ldrb	r3, [r3, #1]
 8007412:	2b01      	cmp	r3, #1
 8007414:	d14a      	bne.n	80074ac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	015a      	lsls	r2, r3, #5
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	4413      	add	r3, r2
 8007420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800742a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800742e:	f040 8086 	bne.w	800753e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	4413      	add	r3, r2
 800743c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	7812      	ldrb	r2, [r2, #0]
 8007446:	0151      	lsls	r1, r2, #5
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	440a      	add	r2, r1
 800744c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007450:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007454:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	015a      	lsls	r2, r3, #5
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	4413      	add	r3, r2
 8007460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	7812      	ldrb	r2, [r2, #0]
 800746a:	0151      	lsls	r1, r2, #5
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	440a      	add	r2, r1
 8007470:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007474:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007478:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	3301      	adds	r3, #1
 800747e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007486:	4293      	cmp	r3, r2
 8007488:	d902      	bls.n	8007490 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	75fb      	strb	r3, [r7, #23]
          break;
 800748e:	e056      	b.n	800753e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	015a      	lsls	r2, r3, #5
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	4413      	add	r3, r2
 800749a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074a8:	d0e7      	beq.n	800747a <USB_EPStopXfer+0x82>
 80074aa:	e048      	b.n	800753e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	015a      	lsls	r2, r3, #5
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	4413      	add	r3, r2
 80074b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074c4:	d13b      	bne.n	800753e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	7812      	ldrb	r2, [r2, #0]
 80074da:	0151      	lsls	r1, r2, #5
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	440a      	add	r2, r1
 80074e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074e8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	015a      	lsls	r2, r3, #5
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	4413      	add	r3, r2
 80074f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	7812      	ldrb	r2, [r2, #0]
 80074fe:	0151      	lsls	r1, r2, #5
 8007500:	693a      	ldr	r2, [r7, #16]
 8007502:	440a      	add	r2, r1
 8007504:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007508:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800750c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	3301      	adds	r3, #1
 8007512:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f242 7210 	movw	r2, #10000	@ 0x2710
 800751a:	4293      	cmp	r3, r2
 800751c:	d902      	bls.n	8007524 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	75fb      	strb	r3, [r7, #23]
          break;
 8007522:	e00c      	b.n	800753e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	015a      	lsls	r2, r3, #5
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	4413      	add	r3, r2
 800752e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007538:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800753c:	d0e7      	beq.n	800750e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800753e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007540:	4618      	mov	r0, r3
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800754c:	b480      	push	{r7}
 800754e:	b089      	sub	sp, #36	@ 0x24
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	4611      	mov	r1, r2
 8007558:	461a      	mov	r2, r3
 800755a:	460b      	mov	r3, r1
 800755c:	71fb      	strb	r3, [r7, #7]
 800755e:	4613      	mov	r3, r2
 8007560:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800756a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800756e:	2b00      	cmp	r3, #0
 8007570:	d123      	bne.n	80075ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007572:	88bb      	ldrh	r3, [r7, #4]
 8007574:	3303      	adds	r3, #3
 8007576:	089b      	lsrs	r3, r3, #2
 8007578:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800757a:	2300      	movs	r3, #0
 800757c:	61bb      	str	r3, [r7, #24]
 800757e:	e018      	b.n	80075b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007580:	79fb      	ldrb	r3, [r7, #7]
 8007582:	031a      	lsls	r2, r3, #12
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	4413      	add	r3, r2
 8007588:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800758c:	461a      	mov	r2, r3
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	3301      	adds	r3, #1
 8007598:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	3301      	adds	r3, #1
 800759e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	3301      	adds	r3, #1
 80075a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	3301      	adds	r3, #1
 80075aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	3301      	adds	r3, #1
 80075b0:	61bb      	str	r3, [r7, #24]
 80075b2:	69ba      	ldr	r2, [r7, #24]
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d3e2      	bcc.n	8007580 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3724      	adds	r7, #36	@ 0x24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b08b      	sub	sp, #44	@ 0x2c
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	4613      	mov	r3, r2
 80075d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80075de:	88fb      	ldrh	r3, [r7, #6]
 80075e0:	089b      	lsrs	r3, r3, #2
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80075e6:	88fb      	ldrh	r3, [r7, #6]
 80075e8:	f003 0303 	and.w	r3, r3, #3
 80075ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80075ee:	2300      	movs	r3, #0
 80075f0:	623b      	str	r3, [r7, #32]
 80075f2:	e014      	b.n	800761e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8007600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007602:	3301      	adds	r3, #1
 8007604:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007608:	3301      	adds	r3, #1
 800760a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800760c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760e:	3301      	adds	r3, #1
 8007610:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007614:	3301      	adds	r3, #1
 8007616:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	3301      	adds	r3, #1
 800761c:	623b      	str	r3, [r7, #32]
 800761e:	6a3a      	ldr	r2, [r7, #32]
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	429a      	cmp	r2, r3
 8007624:	d3e6      	bcc.n	80075f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007626:	8bfb      	ldrh	r3, [r7, #30]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d01e      	beq.n	800766a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007636:	461a      	mov	r2, r3
 8007638:	f107 0310 	add.w	r3, r7, #16
 800763c:	6812      	ldr	r2, [r2, #0]
 800763e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	b2db      	uxtb	r3, r3
 8007646:	00db      	lsls	r3, r3, #3
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
 800764c:	b2da      	uxtb	r2, r3
 800764e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007650:	701a      	strb	r2, [r3, #0]
      i++;
 8007652:	6a3b      	ldr	r3, [r7, #32]
 8007654:	3301      	adds	r3, #1
 8007656:	623b      	str	r3, [r7, #32]
      pDest++;
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765a:	3301      	adds	r3, #1
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800765e:	8bfb      	ldrh	r3, [r7, #30]
 8007660:	3b01      	subs	r3, #1
 8007662:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007664:	8bfb      	ldrh	r3, [r7, #30]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1ea      	bne.n	8007640 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800766a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800766c:	4618      	mov	r0, r3
 800766e:	372c      	adds	r7, #44	@ 0x2c
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	785b      	ldrb	r3, [r3, #1]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d12c      	bne.n	80076ee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	015a      	lsls	r2, r3, #5
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	4413      	add	r3, r2
 800769c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	db12      	blt.n	80076cc <USB_EPSetStall+0x54>
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00f      	beq.n	80076cc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68ba      	ldr	r2, [r7, #8]
 80076bc:	0151      	lsls	r1, r2, #5
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	440a      	add	r2, r1
 80076c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80076ca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	015a      	lsls	r2, r3, #5
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4413      	add	r3, r2
 80076d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	0151      	lsls	r1, r2, #5
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	440a      	add	r2, r1
 80076e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80076ea:	6013      	str	r3, [r2, #0]
 80076ec:	e02b      	b.n	8007746 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	015a      	lsls	r2, r3, #5
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	4413      	add	r3, r2
 80076f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	db12      	blt.n	8007726 <USB_EPSetStall+0xae>
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00f      	beq.n	8007726 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	015a      	lsls	r2, r3, #5
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4413      	add	r3, r2
 800770e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68ba      	ldr	r2, [r7, #8]
 8007716:	0151      	lsls	r1, r2, #5
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	440a      	add	r2, r1
 800771c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007720:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007724:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	015a      	lsls	r2, r3, #5
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	4413      	add	r3, r2
 800772e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	0151      	lsls	r1, r2, #5
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	440a      	add	r2, r1
 800773c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007740:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007744:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	785b      	ldrb	r3, [r3, #1]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d128      	bne.n	80077c2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	015a      	lsls	r2, r3, #5
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4413      	add	r3, r2
 8007778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	0151      	lsls	r1, r2, #5
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	440a      	add	r2, r1
 8007786:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800778a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800778e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	791b      	ldrb	r3, [r3, #4]
 8007794:	2b03      	cmp	r3, #3
 8007796:	d003      	beq.n	80077a0 <USB_EPClearStall+0x4c>
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	791b      	ldrb	r3, [r3, #4]
 800779c:	2b02      	cmp	r3, #2
 800779e:	d138      	bne.n	8007812 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	015a      	lsls	r2, r3, #5
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	0151      	lsls	r1, r2, #5
 80077b2:	68fa      	ldr	r2, [r7, #12]
 80077b4:	440a      	add	r2, r1
 80077b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077be:	6013      	str	r3, [r2, #0]
 80077c0:	e027      	b.n	8007812 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68ba      	ldr	r2, [r7, #8]
 80077d2:	0151      	lsls	r1, r2, #5
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	440a      	add	r2, r1
 80077d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80077e0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	791b      	ldrb	r3, [r3, #4]
 80077e6:	2b03      	cmp	r3, #3
 80077e8:	d003      	beq.n	80077f2 <USB_EPClearStall+0x9e>
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	791b      	ldrb	r3, [r3, #4]
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d10f      	bne.n	8007812 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	0151      	lsls	r1, r2, #5
 8007804:	68fa      	ldr	r2, [r7, #12]
 8007806:	440a      	add	r2, r1
 8007808:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800780c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007810:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3714      	adds	r7, #20
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	460b      	mov	r3, r1
 800782a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800783e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007842:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	78fb      	ldrb	r3, [r7, #3]
 800784e:	011b      	lsls	r3, r3, #4
 8007850:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007854:	68f9      	ldr	r1, [r7, #12]
 8007856:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800785a:	4313      	orrs	r3, r2
 800785c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3714      	adds	r7, #20
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800786c:	b480      	push	{r7}
 800786e:	b085      	sub	sp, #20
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007886:	f023 0303 	bic.w	r3, r3, #3
 800788a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800789a:	f023 0302 	bic.w	r3, r3, #2
 800789e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr

080078ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b085      	sub	sp, #20
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80078c8:	f023 0303 	bic.w	r3, r3, #3
 80078cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078dc:	f043 0302 	orr.w	r3, r3, #2
 80078e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	4013      	ands	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007908:	68fb      	ldr	r3, [r7, #12]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr

08007916 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007916:	b480      	push	{r7}
 8007918:	b085      	sub	sp, #20
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007932:	69db      	ldr	r3, [r3, #28]
 8007934:	68ba      	ldr	r2, [r7, #8]
 8007936:	4013      	ands	r3, r2
 8007938:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	0c1b      	lsrs	r3, r3, #16
}
 800793e:	4618      	mov	r0, r3
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr

0800794a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800794a:	b480      	push	{r7}
 800794c:	b085      	sub	sp, #20
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800795c:	699b      	ldr	r3, [r3, #24]
 800795e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	4013      	ands	r3, r2
 800796c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	b29b      	uxth	r3, r3
}
 8007972:	4618      	mov	r0, r3
 8007974:	3714      	adds	r7, #20
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr

0800797e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800797e:	b480      	push	{r7}
 8007980:	b085      	sub	sp, #20
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
 8007986:	460b      	mov	r3, r1
 8007988:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800798e:	78fb      	ldrb	r3, [r7, #3]
 8007990:	015a      	lsls	r2, r3, #5
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	4413      	add	r3, r2
 8007996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	4013      	ands	r3, r2
 80079aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80079ac:	68bb      	ldr	r3, [r7, #8]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3714      	adds	r7, #20
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b087      	sub	sp, #28
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
 80079c2:	460b      	mov	r3, r1
 80079c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079dc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	f003 030f 	and.w	r3, r3, #15
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	fa22 f303 	lsr.w	r3, r2, r3
 80079ea:	01db      	lsls	r3, r3, #7
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80079f4:	78fb      	ldrb	r3, [r7, #3]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	4013      	ands	r3, r2
 8007a06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a08:	68bb      	ldr	r3, [r7, #8]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	371c      	adds	r7, #28
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b083      	sub	sp, #12
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	f003 0301 	and.w	r3, r3, #1
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	370c      	adds	r7, #12
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b085      	sub	sp, #20
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a4c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007a50:	f023 0307 	bic.w	r3, r3, #7
 8007a54:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	68fa      	ldr	r2, [r7, #12]
 8007a60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a68:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3714      	adds	r7, #20
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b087      	sub	sp, #28
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	460b      	mov	r3, r1
 8007a82:	607a      	str	r2, [r7, #4]
 8007a84:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	333c      	adds	r3, #60	@ 0x3c
 8007a8e:	3304      	adds	r3, #4
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	4a26      	ldr	r2, [pc, #152]	@ (8007b30 <USB_EP0_OutStart+0xb8>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d90a      	bls.n	8007ab2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007aa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007aac:	d101      	bne.n	8007ab2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	e037      	b.n	8007b22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ab8:	461a      	mov	r2, r3
 8007aba:	2300      	movs	r3, #0
 8007abc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007acc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ad0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ae0:	f043 0318 	orr.w	r3, r3, #24
 8007ae4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007af4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007af8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007afa:	7afb      	ldrb	r3, [r7, #11]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d10f      	bne.n	8007b20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b06:	461a      	mov	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	697a      	ldr	r2, [r7, #20]
 8007b16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b1a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007b1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	371c      	adds	r7, #28
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	4f54300a 	.word	0x4f54300a

08007b34 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b085      	sub	sp, #20
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	3301      	adds	r3, #1
 8007b44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b4c:	d901      	bls.n	8007b52 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007b4e:	2303      	movs	r3, #3
 8007b50:	e022      	b.n	8007b98 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	daf2      	bge.n	8007b40 <USB_CoreReset+0xc>

  count = 10U;
 8007b5a:	230a      	movs	r3, #10
 8007b5c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007b5e:	e002      	b.n	8007b66 <USB_CoreReset+0x32>
  {
    count--;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	3b01      	subs	r3, #1
 8007b64:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1f9      	bne.n	8007b60 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	f043 0201 	orr.w	r2, r3, #1
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b84:	d901      	bls.n	8007b8a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e006      	b.n	8007b98 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	f003 0301 	and.w	r3, r3, #1
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d0f0      	beq.n	8007b78 <USB_CoreReset+0x44>

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8007bb0:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8007bb4:	f002 fc2e 	bl	800a414 <USBD_static_malloc>
 8007bb8:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d109      	bne.n	8007bd4 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	32b0      	adds	r2, #176	@ 0xb0
 8007bca:	2100      	movs	r1, #0
 8007bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	e07e      	b.n	8007cd2 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	32b0      	adds	r2, #176	@ 0xb0
 8007bde:	68f9      	ldr	r1, [r7, #12]
 8007be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	32b0      	adds	r2, #176	@ 0xb0
 8007bee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	7c1b      	ldrb	r3, [r3, #16]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d10e      	bne.n	8007c1e <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 8007c00:	4b36      	ldr	r3, [pc, #216]	@ (8007cdc <USBD_AUDIO_Init+0x138>)
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	f003 020f 	and.w	r2, r3, #15
 8007c08:	6879      	ldr	r1, [r7, #4]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	440b      	add	r3, r1
 8007c14:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8007c18:	2201      	movs	r2, #1
 8007c1a:	601a      	str	r2, [r3, #0]
 8007c1c:	e00d      	b.n	8007c3a <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 8007c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8007cdc <USBD_AUDIO_Init+0x138>)
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	f003 020f 	and.w	r2, r3, #15
 8007c26:	6879      	ldr	r1, [r7, #4]
 8007c28:	4613      	mov	r3, r2
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	4413      	add	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	440b      	add	r3, r1
 8007c32:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8007c36:	2201      	movs	r2, #1
 8007c38:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 8007c3a:	4b28      	ldr	r3, [pc, #160]	@ (8007cdc <USBD_AUDIO_Init+0x138>)
 8007c3c:	7819      	ldrb	r1, [r3, #0]
 8007c3e:	23c0      	movs	r3, #192	@ 0xc0
 8007c40:	2201      	movs	r2, #1
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f002 fac3 	bl	800a1ce <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8007c48:	4b24      	ldr	r3, [pc, #144]	@ (8007cdc <USBD_AUDIO_Init+0x138>)
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	f003 020f 	and.w	r2, r3, #15
 8007c50:	6879      	ldr	r1, [r7, #4]
 8007c52:	4613      	mov	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	4413      	add	r3, r2
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	440b      	add	r3, r1
 8007c5c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007c60:	2201      	movs	r2, #1
 8007c62:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2200      	movs	r2, #0
 8007c68:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007c70:	2203      	movs	r2, #3
 8007c72:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	33b0      	adds	r3, #176	@ 0xb0
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2200      	movs	r2, #0
 8007cae:	2146      	movs	r1, #70	@ 0x46
 8007cb0:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8007cb4:	4798      	blx	r3
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d001      	beq.n	8007cc0 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e008      	b.n	8007cd2 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8007cc0:	4b06      	ldr	r3, [pc, #24]	@ (8007cdc <USBD_AUDIO_Init+0x138>)
 8007cc2:	7819      	ldrb	r1, [r3, #0]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	1d1a      	adds	r2, r3, #4
 8007cc8:	23c0      	movs	r3, #192	@ 0xc0
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f002 fb6e 	bl	800a3ac <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	200000c2 	.word	0x200000c2

08007ce0 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	460b      	mov	r3, r1
 8007cea:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8007cec:	4b28      	ldr	r3, [pc, #160]	@ (8007d90 <USBD_AUDIO_DeInit+0xb0>)
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f002 fa91 	bl	800a21a <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8007cf8:	4b25      	ldr	r3, [pc, #148]	@ (8007d90 <USBD_AUDIO_DeInit+0xb0>)
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	f003 020f 	and.w	r2, r3, #15
 8007d00:	6879      	ldr	r1, [r7, #4]
 8007d02:	4613      	mov	r3, r2
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	440b      	add	r3, r1
 8007d0c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007d10:	2200      	movs	r2, #0
 8007d12:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8007d14:	4b1e      	ldr	r3, [pc, #120]	@ (8007d90 <USBD_AUDIO_DeInit+0xb0>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	f003 020f 	and.w	r2, r3, #15
 8007d1c:	6879      	ldr	r1, [r7, #4]
 8007d1e:	4613      	mov	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4413      	add	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	440b      	add	r3, r1
 8007d28:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	32b0      	adds	r2, #176	@ 0xb0
 8007d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d020      	beq.n	8007d84 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	33b0      	adds	r3, #176	@ 0xb0
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	4413      	add	r3, r2
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	2000      	movs	r0, #0
 8007d56:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	32b0      	adds	r2, #176	@ 0xb0
 8007d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f002 fb62 	bl	800a430 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	32b0      	adds	r2, #176	@ 0xb0
 8007d76:	2100      	movs	r1, #0
 8007d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	200000c2 	.word	0x200000c2

08007d94 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8007da2:	2300      	movs	r3, #0
 8007da4:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	32b0      	adds	r2, #176	@ 0xb0
 8007db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db4:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d101      	bne.n	8007dc0 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	e0c1      	b.n	8007f44 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d01a      	beq.n	8007e02 <USBD_AUDIO_Setup+0x6e>
 8007dcc:	2b20      	cmp	r3, #32
 8007dce:	f040 80b1 	bne.w	8007f34 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	785b      	ldrb	r3, [r3, #1]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d006      	beq.n	8007de8 <USBD_AUDIO_Setup+0x54>
 8007dda:	2b81      	cmp	r3, #129	@ 0x81
 8007ddc:	d109      	bne.n	8007df2 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 8007dde:	6839      	ldr	r1, [r7, #0]
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 faaf 	bl	8008344 <AUDIO_REQ_GetCurrent>
          break;
 8007de6:	e00b      	b.n	8007e00 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 8007de8:	6839      	ldr	r1, [r7, #0]
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fad6 	bl	800839c <AUDIO_REQ_SetCurrent>
          break;
 8007df0:	e006      	b.n	8007e00 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 8007df2:	6839      	ldr	r1, [r7, #0]
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f001 fd54 	bl	80098a2 <USBD_CtlError>
          ret = USBD_FAIL;
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	75fb      	strb	r3, [r7, #23]
          break;
 8007dfe:	bf00      	nop
      }
      break;
 8007e00:	e09f      	b.n	8007f42 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	785b      	ldrb	r3, [r3, #1]
 8007e06:	2b0b      	cmp	r3, #11
 8007e08:	f200 8089 	bhi.w	8007f1e <USBD_AUDIO_Setup+0x18a>
 8007e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e14 <USBD_AUDIO_Setup+0x80>)
 8007e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e12:	bf00      	nop
 8007e14:	08007e45 	.word	0x08007e45
 8007e18:	08007f2d 	.word	0x08007f2d
 8007e1c:	08007f1f 	.word	0x08007f1f
 8007e20:	08007f1f 	.word	0x08007f1f
 8007e24:	08007f1f 	.word	0x08007f1f
 8007e28:	08007f1f 	.word	0x08007f1f
 8007e2c:	08007e6f 	.word	0x08007e6f
 8007e30:	08007f1f 	.word	0x08007f1f
 8007e34:	08007f1f 	.word	0x08007f1f
 8007e38:	08007f1f 	.word	0x08007f1f
 8007e3c:	08007eb7 	.word	0x08007eb7
 8007e40:	08007edf 	.word	0x08007edf
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	2b03      	cmp	r3, #3
 8007e4e:	d107      	bne.n	8007e60 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007e50:	f107 0308 	add.w	r3, r7, #8
 8007e54:	2202      	movs	r2, #2
 8007e56:	4619      	mov	r1, r3
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f001 fd9f 	bl	800999c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007e5e:	e068      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007e60:	6839      	ldr	r1, [r7, #0]
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f001 fd1d 	bl	80098a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	75fb      	strb	r3, [r7, #23]
          break;
 8007e6c:	e061      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	885b      	ldrh	r3, [r3, #2]
 8007e72:	0a1b      	lsrs	r3, r3, #8
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b21      	cmp	r3, #33	@ 0x21
 8007e78:	d15a      	bne.n	8007f30 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 faf9 	bl	8008478 <USBD_AUDIO_GetAudioHeaderDesc>
 8007e86:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00c      	beq.n	8007ea8 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	88db      	ldrh	r3, [r3, #6]
 8007e92:	2b09      	cmp	r3, #9
 8007e94:	bf28      	it	cs
 8007e96:	2309      	movcs	r3, #9
 8007e98:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e9a:	897b      	ldrh	r3, [r7, #10]
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	68f9      	ldr	r1, [r7, #12]
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f001 fd7b 	bl	800999c <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8007ea6:	e043      	b.n	8007f30 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8007ea8:	6839      	ldr	r1, [r7, #0]
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f001 fcf9 	bl	80098a2 <USBD_CtlError>
              ret = USBD_FAIL;
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	75fb      	strb	r3, [r7, #23]
          break;
 8007eb4:	e03c      	b.n	8007f30 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	2b03      	cmp	r3, #3
 8007ec0:	d106      	bne.n	8007ed0 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f001 fd67 	bl	800999c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ece:	e030      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007ed0:	6839      	ldr	r1, [r7, #0]
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 fce5 	bl	80098a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ed8:	2303      	movs	r3, #3
 8007eda:	75fb      	strb	r3, [r7, #23]
          break;
 8007edc:	e029      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2b03      	cmp	r3, #3
 8007ee8:	d112      	bne.n	8007f10 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	885b      	ldrh	r3, [r3, #2]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d806      	bhi.n	8007f02 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	885b      	ldrh	r3, [r3, #2]
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	461a      	mov	r2, r3
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f00:	e017      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f001 fccc 	bl	80098a2 <USBD_CtlError>
              ret = USBD_FAIL;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	75fb      	strb	r3, [r7, #23]
          break;
 8007f0e:	e010      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f001 fcc5 	bl	80098a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f18:	2303      	movs	r3, #3
 8007f1a:	75fb      	strb	r3, [r7, #23]
          break;
 8007f1c:	e009      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007f1e:	6839      	ldr	r1, [r7, #0]
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f001 fcbe 	bl	80098a2 <USBD_CtlError>
          ret = USBD_FAIL;
 8007f26:	2303      	movs	r3, #3
 8007f28:	75fb      	strb	r3, [r7, #23]
          break;
 8007f2a:	e002      	b.n	8007f32 <USBD_AUDIO_Setup+0x19e>
          break;
 8007f2c:	bf00      	nop
 8007f2e:	e008      	b.n	8007f42 <USBD_AUDIO_Setup+0x1ae>
          break;
 8007f30:	bf00      	nop
      }
      break;
 8007f32:	e006      	b.n	8007f42 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8007f34:	6839      	ldr	r1, [r7, #0]
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f001 fcb3 	bl	80098a2 <USBD_CtlError>
      ret = USBD_FAIL;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8007f40:	bf00      	nop
  }

  return (uint8_t)ret;
 8007f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3718      	adds	r7, #24
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	226d      	movs	r2, #109	@ 0x6d
 8007f58:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 8007f5a:	4b03      	ldr	r3, [pc, #12]	@ (8007f68 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	20000048 	.word	0x20000048

08007f6c <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	460b      	mov	r3, r1
 8007f76:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	370c      	adds	r7, #12
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b084      	sub	sp, #16
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	32b0      	adds	r2, #176	@ 0xb0
 8007f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f9c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007fa4:	2303      	movs	r3, #3
 8007fa6:	e02a      	b.n	8007ffe <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007fae:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d122      	bne.n	8007ffc <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007fbc:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d11b      	bne.n	8007ffc <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	33b0      	adds	r3, #176	@ 0xb0
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4413      	add	r3, r2
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8007fdc:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 8007fe0:	4610      	mov	r0, r2
 8007fe2:	4798      	blx	r3
      haudio->control.cmd = 0U;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8008006:	b480      	push	{r7}
 8008008:	b083      	sub	sp, #12
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	370c      	adds	r7, #12
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <USBD_AUDIO_Sync>:
  * @param  pdev: device instance
  * @param  offset: audio offset
  * @retval status
  */
void USBD_AUDIO_Sync(USBD_HandleTypeDef *pdev, AUDIO_OffsetTypeDef offset)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b084      	sub	sp, #16
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
 800803a:	460b      	mov	r3, r1
 800803c:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint32_t BufferSize = AUDIO_TOTAL_BUF_SIZE / 2U;
 800803e:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8008042:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	32b0      	adds	r2, #176	@ 0xb0
 800804e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 80a3 	beq.w	800819e <USBD_AUDIO_Sync+0x16c>
  {
    return;
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	32b0      	adds	r2, #176	@ 0xb0
 8008062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008066:	60bb      	str	r3, [r7, #8]

  haudio->offset = offset;
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800806e:	461a      	mov	r2, r3
 8008070:	78fb      	ldrb	r3, [r7, #3]
 8008072:	f882 3c04 	strb.w	r3, [r2, #3076]	@ 0xc04

  if (haudio->rd_enable == 1U)
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800807c:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 8008080:	2b01      	cmp	r3, #1
 8008082:	d11b      	bne.n	80080bc <USBD_AUDIO_Sync+0x8a>
  {
    haudio->rd_ptr += (uint16_t)BufferSize;
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800808a:	f8b3 2c06 	ldrh.w	r2, [r3, #3078]	@ 0xc06
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	b29b      	uxth	r3, r3
 8008092:	4413      	add	r3, r2
 8008094:	b29a      	uxth	r2, r3
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800809c:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06

    if (haudio->rd_ptr == AUDIO_TOTAL_BUF_SIZE)
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080a6:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 80080aa:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 80080ae:	d105      	bne.n	80080bc <USBD_AUDIO_Sync+0x8a>
    {
      /* roll back */
      haudio->rd_ptr = 0U;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080b6:	2200      	movs	r2, #0
 80080b8:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
    }
  }

  if (haudio->rd_ptr > haudio->wr_ptr)
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080c2:	f8b3 2c06 	ldrh.w	r2, [r3, #3078]	@ 0xc06
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080cc:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d924      	bls.n	800811e <USBD_AUDIO_Sync+0xec>
  {
    if ((haudio->rd_ptr - haudio->wr_ptr) < AUDIO_OUT_PACKET)
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080da:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 80080de:	461a      	mov	r2, r3
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080e6:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	2bbf      	cmp	r3, #191	@ 0xbf
 80080ee:	dc03      	bgt.n	80080f8 <USBD_AUDIO_Sync+0xc6>
    {
      BufferSize += 4U;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	3304      	adds	r3, #4
 80080f4:	60fb      	str	r3, [r7, #12]
 80080f6:	e036      	b.n	8008166 <USBD_AUDIO_Sync+0x134>
    }
    else
    {
      if ((haudio->rd_ptr - haudio->wr_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80080fe:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8008102:	461a      	mov	r2, r3
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800810a:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 8008114:	dd27      	ble.n	8008166 <USBD_AUDIO_Sync+0x134>
      {
        BufferSize -= 4U;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	3b04      	subs	r3, #4
 800811a:	60fb      	str	r3, [r7, #12]
 800811c:	e023      	b.n	8008166 <USBD_AUDIO_Sync+0x134>
      }
    }
  }
  else
  {
    if ((haudio->wr_ptr - haudio->rd_ptr) < AUDIO_OUT_PACKET)
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008124:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8008128:	461a      	mov	r2, r3
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008130:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8008134:	1ad3      	subs	r3, r2, r3
 8008136:	2bbf      	cmp	r3, #191	@ 0xbf
 8008138:	dc03      	bgt.n	8008142 <USBD_AUDIO_Sync+0x110>
    {
      BufferSize -= 4U;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	3b04      	subs	r3, #4
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	e011      	b.n	8008166 <USBD_AUDIO_Sync+0x134>
    }
    else
    {
      if ((haudio->wr_ptr - haudio->rd_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008148:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800814c:	461a      	mov	r2, r3
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008154:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 800815e:	dd02      	ble.n	8008166 <USBD_AUDIO_Sync+0x134>
      {
        BufferSize += 4U;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	3304      	adds	r3, #4
 8008164:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  if (haudio->offset == AUDIO_OFFSET_FULL)
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800816c:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 8008170:	2b02      	cmp	r3, #2
 8008172:	d115      	bne.n	80081a0 <USBD_AUDIO_Sync+0x16e>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	33b0      	adds	r3, #176	@ 0xb0
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4413      	add	r3, r2
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	1d10      	adds	r0, r2, #4
 800818a:	2202      	movs	r2, #2
 800818c:	68f9      	ldr	r1, [r7, #12]
 800818e:	4798      	blx	r3
                                                                        BufferSize, AUDIO_CMD_PLAY);
    haudio->offset = AUDIO_OFFSET_NONE;
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008196:	2200      	movs	r2, #0
 8008198:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
 800819c:	e000      	b.n	80081a0 <USBD_AUDIO_Sync+0x16e>
    return;
 800819e:	bf00      	nop
  }
}
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081a6:	b480      	push	{r7}
 80081a8:	b083      	sub	sp, #12
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
 80081ae:	460b      	mov	r3, r1
 80081b0:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	460b      	mov	r3, r1
 80081ca:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	32b0      	adds	r2, #176	@ 0xb0
 80081d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80081de:	2303      	movs	r3, #3
 80081e0:	e016      	b.n	8008210 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	32b0      	adds	r2, #176	@ 0xb0
 80081ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f0:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80081f8:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80081fc:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
 8008202:	1d1a      	adds	r2, r3, #4
 8008204:	78f9      	ldrb	r1, [r7, #3]
 8008206:	23c0      	movs	r3, #192	@ 0xc0
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f002 f8cf 	bl	800a3ac <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3710      	adds	r7, #16
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	460b      	mov	r3, r1
 8008222:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	32b0      	adds	r2, #176	@ 0xb0
 800822e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008232:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d101      	bne.n	800823e <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800823a:	2303      	movs	r3, #3
 800823c:	e07c      	b.n	8008338 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 800823e:	4b40      	ldr	r3, [pc, #256]	@ (8008340 <USBD_AUDIO_DataOut+0x128>)
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	78fa      	ldrb	r2, [r7, #3]
 8008244:	429a      	cmp	r2, r3
 8008246:	d176      	bne.n	8008336 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8008248:	78fb      	ldrb	r3, [r7, #3]
 800824a:	4619      	mov	r1, r3
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f002 f8ce 	bl	800a3ee <USBD_LL_GetRxDataSize>
 8008252:	4603      	mov	r3, r0
 8008254:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	33b0      	adds	r3, #176	@ 0xb0
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	695b      	ldr	r3, [r3, #20]
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800826e:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 8008272:	4611      	mov	r1, r2
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	440a      	add	r2, r1
 8008278:	1d10      	adds	r0, r2, #4
 800827a:	8979      	ldrh	r1, [r7, #10]
 800827c:	2201      	movs	r2, #1
 800827e:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008286:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800828a:	897b      	ldrh	r3, [r7, #10]
 800828c:	4413      	add	r3, r2
 800828e:	b29a      	uxth	r2, r3
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008296:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80082a0:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80082a4:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 80082a8:	d321      	bcc.n	80082ee <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80082b0:	2200      	movs	r2, #0
 80082b2:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80082bc:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 80082c0:	2b03      	cmp	r3, #3
 80082c2:	d114      	bne.n	80082ee <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	33b0      	adds	r3, #176	@ 0xb0
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	1d10      	adds	r0, r2, #4
 80082da:	2201      	movs	r2, #1
 80082dc:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 80082e0:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80082e8:	2200      	movs	r2, #0
 80082ea:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80082f4:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10d      	bne.n	8008318 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008302:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8008306:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800830a:	d105      	bne.n	8008318 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008312:	2201      	movs	r2, #1
 8008314:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8008318:	4b09      	ldr	r3, [pc, #36]	@ (8008340 <USBD_AUDIO_DataOut+0x128>)
 800831a:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008322:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8008326:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	4413      	add	r3, r2
 800832c:	1d1a      	adds	r2, r3, #4
 800832e:	23c0      	movs	r3, #192	@ 0xc0
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f002 f83b 	bl	800a3ac <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 8008336:	2300      	movs	r3, #0
}
 8008338:	4618      	mov	r0, r3
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}
 8008340:	200000c2 	.word	0x200000c2

08008344 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	32b0      	adds	r2, #176	@ 0xb0
 8008358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800835c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d017      	beq.n	8008394 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800836a:	330b      	adds	r3, #11
 800836c:	2240      	movs	r2, #64	@ 0x40
 800836e:	2100      	movs	r1, #0
 8008370:	4618      	mov	r0, r3
 8008372:	f002 f893 	bl	800a49c <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800837c:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	88d2      	ldrh	r2, [r2, #6]
 8008382:	2a40      	cmp	r2, #64	@ 0x40
 8008384:	bf28      	it	cs
 8008386:	2240      	movcs	r2, #64	@ 0x40
 8008388:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800838a:	4619      	mov	r1, r3
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f001 fb05 	bl	800999c <USBD_CtlSendData>
 8008392:	e000      	b.n	8008396 <AUDIO_REQ_GetCurrent+0x52>
    return;
 8008394:	bf00      	nop
}
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	32b0      	adds	r2, #176	@ 0xb0
 80083b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b4:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d02f      	beq.n	800841c <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	88db      	ldrh	r3, [r3, #6]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d02c      	beq.n	800841e <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	88db      	ldrh	r3, [r3, #6]
 80083d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80083d6:	d803      	bhi.n	80083e0 <AUDIO_REQ_SetCurrent+0x44>
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	88db      	ldrh	r3, [r3, #6]
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	e000      	b.n	80083e2 <AUDIO_REQ_SetCurrent+0x46>
 80083e0:	2240      	movs	r2, #64	@ 0x40
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80083e8:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	889b      	ldrh	r3, [r3, #4]
 80083f0:	0a1b      	lsrs	r3, r3, #8
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	b2da      	uxtb	r2, r3
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80083fc:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8008406:	330b      	adds	r3, #11
 8008408:	68fa      	ldr	r2, [r7, #12]
 800840a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800840e:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 8008412:	4619      	mov	r1, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f001 faf0 	bl	80099fa <USBD_CtlPrepareRx>
 800841a:	e000      	b.n	800841e <AUDIO_REQ_SetCurrent+0x82>
    return;
 800841c:	bf00      	nop
  }
}
 800841e:	3710      	adds	r7, #16
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	220a      	movs	r2, #10
 8008430:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 8008432:	4b03      	ldr	r3, [pc, #12]	@ (8008440 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8008434:	4618      	mov	r0, r3
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	200000b8 	.word	0x200000b8

08008444 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d101      	bne.n	8008458 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008454:	2303      	movs	r3, #3
 8008456:	e009      	b.n	800846c <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	33b0      	adds	r3, #176	@ 0xb0
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4413      	add	r3, r2
 8008466:	683a      	ldr	r2, [r7, #0]
 8008468:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b086      	sub	sp, #24
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 8008488:	2300      	movs	r3, #0
 800848a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	885b      	ldrh	r3, [r3, #2]
 8008490:	b29b      	uxth	r3, r3
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	7812      	ldrb	r2, [r2, #0]
 8008496:	4293      	cmp	r3, r2
 8008498:	d91b      	bls.n	80084d2 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80084a0:	e011      	b.n	80084c6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80084a2:	f107 030a 	add.w	r3, r7, #10
 80084a6:	4619      	mov	r1, r3
 80084a8:	6978      	ldr	r0, [r7, #20]
 80084aa:	f000 fbf9 	bl	8008ca0 <USBD_GetNextDesc>
 80084ae:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	785b      	ldrb	r3, [r3, #1]
 80084b4:	2b24      	cmp	r3, #36	@ 0x24
 80084b6:	d106      	bne.n	80084c6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d102      	bne.n	80084c6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	613b      	str	r3, [r7, #16]
        break;
 80084c4:	e005      	b.n	80084d2 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	885b      	ldrh	r3, [r3, #2]
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	897b      	ldrh	r3, [r7, #10]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d8e7      	bhi.n	80084a2 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 80084d2:	693b      	ldr	r3, [r7, #16]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3718      	adds	r7, #24
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	4613      	mov	r3, r2
 80084e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d101      	bne.n	80084f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e01f      	b.n	8008534 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d003      	beq.n	800851a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2201      	movs	r2, #1
 800851e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	79fa      	ldrb	r2, [r7, #7]
 8008526:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008528:	68f8      	ldr	r0, [r7, #12]
 800852a:	f001 fde9 	bl	800a100 <USBD_LL_Init>
 800852e:	4603      	mov	r3, r0
 8008530:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008532:	7dfb      	ldrb	r3, [r7, #23]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3718      	adds	r7, #24
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008546:	2300      	movs	r3, #0
 8008548:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d101      	bne.n	8008554 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008550:	2303      	movs	r3, #3
 8008552:	e025      	b.n	80085a0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	32ae      	adds	r2, #174	@ 0xae
 8008566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800856a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00f      	beq.n	8008590 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	32ae      	adds	r2, #174	@ 0xae
 800857a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800857e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008580:	f107 020e 	add.w	r2, r7, #14
 8008584:	4610      	mov	r0, r2
 8008586:	4798      	blx	r3
 8008588:	4602      	mov	r2, r0
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008596:	1c5a      	adds	r2, r3, #1
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f001 fdf1 	bl	800a198 <USBD_LL_Start>
 80085b6:	4603      	mov	r3, r0
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3708      	adds	r7, #8
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80085c8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	370c      	adds	r7, #12
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr

080085d6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b084      	sub	sp, #16
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
 80085de:	460b      	mov	r3, r1
 80085e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80085e2:	2300      	movs	r3, #0
 80085e4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d009      	beq.n	8008604 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	78fa      	ldrb	r2, [r7, #3]
 80085fa:	4611      	mov	r1, r2
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	4798      	blx	r3
 8008600:	4603      	mov	r3, r0
 8008602:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008604:	7bfb      	ldrb	r3, [r7, #15]
}
 8008606:	4618      	mov	r0, r3
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	460b      	mov	r3, r1
 8008618:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800861a:	2300      	movs	r3, #0
 800861c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	78fa      	ldrb	r2, [r7, #3]
 8008628:	4611      	mov	r1, r2
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	4798      	blx	r3
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	d001      	beq.n	8008638 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008634:	2303      	movs	r3, #3
 8008636:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b084      	sub	sp, #16
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008652:	6839      	ldr	r1, [r7, #0]
 8008654:	4618      	mov	r0, r3
 8008656:	f001 f8ea 	bl	800982e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2201      	movs	r2, #1
 800865e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008668:	461a      	mov	r2, r3
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008676:	f003 031f 	and.w	r3, r3, #31
 800867a:	2b02      	cmp	r3, #2
 800867c:	d01a      	beq.n	80086b4 <USBD_LL_SetupStage+0x72>
 800867e:	2b02      	cmp	r3, #2
 8008680:	d822      	bhi.n	80086c8 <USBD_LL_SetupStage+0x86>
 8008682:	2b00      	cmp	r3, #0
 8008684:	d002      	beq.n	800868c <USBD_LL_SetupStage+0x4a>
 8008686:	2b01      	cmp	r3, #1
 8008688:	d00a      	beq.n	80086a0 <USBD_LL_SetupStage+0x5e>
 800868a:	e01d      	b.n	80086c8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008692:	4619      	mov	r1, r3
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fb3f 	bl	8008d18 <USBD_StdDevReq>
 800869a:	4603      	mov	r3, r0
 800869c:	73fb      	strb	r3, [r7, #15]
      break;
 800869e:	e020      	b.n	80086e2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fba7 	bl	8008dfc <USBD_StdItfReq>
 80086ae:	4603      	mov	r3, r0
 80086b0:	73fb      	strb	r3, [r7, #15]
      break;
 80086b2:	e016      	b.n	80086e2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80086ba:	4619      	mov	r1, r3
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 fc09 	bl	8008ed4 <USBD_StdEPReq>
 80086c2:	4603      	mov	r3, r0
 80086c4:	73fb      	strb	r3, [r7, #15]
      break;
 80086c6:	e00c      	b.n	80086e2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80086ce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80086d2:	b2db      	uxtb	r3, r3
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f001 fdbe 	bl	800a258 <USBD_LL_StallEP>
 80086dc:	4603      	mov	r3, r0
 80086de:	73fb      	strb	r3, [r7, #15]
      break;
 80086e0:	bf00      	nop
  }

  return ret;
 80086e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b086      	sub	sp, #24
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	460b      	mov	r3, r1
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80086fa:	2300      	movs	r3, #0
 80086fc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80086fe:	7afb      	ldrb	r3, [r7, #11]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d177      	bne.n	80087f4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800870a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008712:	2b03      	cmp	r3, #3
 8008714:	f040 80a1 	bne.w	800885a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	693a      	ldr	r2, [r7, #16]
 800871e:	8992      	ldrh	r2, [r2, #12]
 8008720:	4293      	cmp	r3, r2
 8008722:	d91c      	bls.n	800875e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	8992      	ldrh	r2, [r2, #12]
 800872c:	1a9a      	subs	r2, r3, r2
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	693a      	ldr	r2, [r7, #16]
 8008738:	8992      	ldrh	r2, [r2, #12]
 800873a:	441a      	add	r2, r3
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	6919      	ldr	r1, [r3, #16]
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	899b      	ldrh	r3, [r3, #12]
 8008748:	461a      	mov	r2, r3
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	4293      	cmp	r3, r2
 8008750:	bf38      	it	cc
 8008752:	4613      	movcc	r3, r2
 8008754:	461a      	mov	r2, r3
 8008756:	68f8      	ldr	r0, [r7, #12]
 8008758:	f001 f970 	bl	8009a3c <USBD_CtlContinueRx>
 800875c:	e07d      	b.n	800885a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008764:	f003 031f 	and.w	r3, r3, #31
 8008768:	2b02      	cmp	r3, #2
 800876a:	d014      	beq.n	8008796 <USBD_LL_DataOutStage+0xaa>
 800876c:	2b02      	cmp	r3, #2
 800876e:	d81d      	bhi.n	80087ac <USBD_LL_DataOutStage+0xc0>
 8008770:	2b00      	cmp	r3, #0
 8008772:	d002      	beq.n	800877a <USBD_LL_DataOutStage+0x8e>
 8008774:	2b01      	cmp	r3, #1
 8008776:	d003      	beq.n	8008780 <USBD_LL_DataOutStage+0x94>
 8008778:	e018      	b.n	80087ac <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800877a:	2300      	movs	r3, #0
 800877c:	75bb      	strb	r3, [r7, #22]
            break;
 800877e:	e018      	b.n	80087b2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008786:	b2db      	uxtb	r3, r3
 8008788:	4619      	mov	r1, r3
 800878a:	68f8      	ldr	r0, [r7, #12]
 800878c:	f000 fa6e 	bl	8008c6c <USBD_CoreFindIF>
 8008790:	4603      	mov	r3, r0
 8008792:	75bb      	strb	r3, [r7, #22]
            break;
 8008794:	e00d      	b.n	80087b2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800879c:	b2db      	uxtb	r3, r3
 800879e:	4619      	mov	r1, r3
 80087a0:	68f8      	ldr	r0, [r7, #12]
 80087a2:	f000 fa70 	bl	8008c86 <USBD_CoreFindEP>
 80087a6:	4603      	mov	r3, r0
 80087a8:	75bb      	strb	r3, [r7, #22]
            break;
 80087aa:	e002      	b.n	80087b2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80087ac:	2300      	movs	r3, #0
 80087ae:	75bb      	strb	r3, [r7, #22]
            break;
 80087b0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80087b2:	7dbb      	ldrb	r3, [r7, #22]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d119      	bne.n	80087ec <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b03      	cmp	r3, #3
 80087c2:	d113      	bne.n	80087ec <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80087c4:	7dba      	ldrb	r2, [r7, #22]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	32ae      	adds	r2, #174	@ 0xae
 80087ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00b      	beq.n	80087ec <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80087d4:	7dba      	ldrb	r2, [r7, #22]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80087dc:	7dba      	ldrb	r2, [r7, #22]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	32ae      	adds	r2, #174	@ 0xae
 80087e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f001 f936 	bl	8009a5e <USBD_CtlSendStatus>
 80087f2:	e032      	b.n	800885a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80087f4:	7afb      	ldrb	r3, [r7, #11]
 80087f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	4619      	mov	r1, r3
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	f000 fa41 	bl	8008c86 <USBD_CoreFindEP>
 8008804:	4603      	mov	r3, r0
 8008806:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008808:	7dbb      	ldrb	r3, [r7, #22]
 800880a:	2bff      	cmp	r3, #255	@ 0xff
 800880c:	d025      	beq.n	800885a <USBD_LL_DataOutStage+0x16e>
 800880e:	7dbb      	ldrb	r3, [r7, #22]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d122      	bne.n	800885a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b03      	cmp	r3, #3
 800881e:	d117      	bne.n	8008850 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008820:	7dba      	ldrb	r2, [r7, #22]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	32ae      	adds	r2, #174	@ 0xae
 8008826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800882a:	699b      	ldr	r3, [r3, #24]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00f      	beq.n	8008850 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008830:	7dba      	ldrb	r2, [r7, #22]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008838:	7dba      	ldrb	r2, [r7, #22]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	32ae      	adds	r2, #174	@ 0xae
 800883e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	7afa      	ldrb	r2, [r7, #11]
 8008846:	4611      	mov	r1, r2
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	4798      	blx	r3
 800884c:	4603      	mov	r3, r0
 800884e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008850:	7dfb      	ldrb	r3, [r7, #23]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d001      	beq.n	800885a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008856:	7dfb      	ldrb	r3, [r7, #23]
 8008858:	e000      	b.n	800885c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3718      	adds	r7, #24
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b086      	sub	sp, #24
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	460b      	mov	r3, r1
 800886e:	607a      	str	r2, [r7, #4]
 8008870:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008872:	7afb      	ldrb	r3, [r7, #11]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d178      	bne.n	800896a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	3314      	adds	r3, #20
 800887c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008884:	2b02      	cmp	r3, #2
 8008886:	d163      	bne.n	8008950 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	693a      	ldr	r2, [r7, #16]
 800888e:	8992      	ldrh	r2, [r2, #12]
 8008890:	4293      	cmp	r3, r2
 8008892:	d91c      	bls.n	80088ce <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	8992      	ldrh	r2, [r2, #12]
 800889c:	1a9a      	subs	r2, r3, r2
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	693a      	ldr	r2, [r7, #16]
 80088a8:	8992      	ldrh	r2, [r2, #12]
 80088aa:	441a      	add	r2, r3
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	6919      	ldr	r1, [r3, #16]
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	461a      	mov	r2, r3
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f001 f88c 	bl	80099d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088c0:	2300      	movs	r3, #0
 80088c2:	2200      	movs	r2, #0
 80088c4:	2100      	movs	r1, #0
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f001 fd70 	bl	800a3ac <USBD_LL_PrepareReceive>
 80088cc:	e040      	b.n	8008950 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	899b      	ldrh	r3, [r3, #12]
 80088d2:	461a      	mov	r2, r3
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d11c      	bne.n	8008916 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	693a      	ldr	r2, [r7, #16]
 80088e2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d316      	bcc.n	8008916 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d20f      	bcs.n	8008916 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80088f6:	2200      	movs	r2, #0
 80088f8:	2100      	movs	r1, #0
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f001 f86c 	bl	80099d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2200      	movs	r2, #0
 8008904:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008908:	2300      	movs	r3, #0
 800890a:	2200      	movs	r2, #0
 800890c:	2100      	movs	r1, #0
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f001 fd4c 	bl	800a3ac <USBD_LL_PrepareReceive>
 8008914:	e01c      	b.n	8008950 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800891c:	b2db      	uxtb	r3, r3
 800891e:	2b03      	cmp	r3, #3
 8008920:	d10f      	bne.n	8008942 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d009      	beq.n	8008942 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008942:	2180      	movs	r1, #128	@ 0x80
 8008944:	68f8      	ldr	r0, [r7, #12]
 8008946:	f001 fc87 	bl	800a258 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800894a:	68f8      	ldr	r0, [r7, #12]
 800894c:	f001 f89a 	bl	8009a84 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d03a      	beq.n	80089d0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800895a:	68f8      	ldr	r0, [r7, #12]
 800895c:	f7ff fe30 	bl	80085c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008968:	e032      	b.n	80089d0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800896a:	7afb      	ldrb	r3, [r7, #11]
 800896c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008970:	b2db      	uxtb	r3, r3
 8008972:	4619      	mov	r1, r3
 8008974:	68f8      	ldr	r0, [r7, #12]
 8008976:	f000 f986 	bl	8008c86 <USBD_CoreFindEP>
 800897a:	4603      	mov	r3, r0
 800897c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800897e:	7dfb      	ldrb	r3, [r7, #23]
 8008980:	2bff      	cmp	r3, #255	@ 0xff
 8008982:	d025      	beq.n	80089d0 <USBD_LL_DataInStage+0x16c>
 8008984:	7dfb      	ldrb	r3, [r7, #23]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d122      	bne.n	80089d0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b03      	cmp	r3, #3
 8008994:	d11c      	bne.n	80089d0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008996:	7dfa      	ldrb	r2, [r7, #23]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	32ae      	adds	r2, #174	@ 0xae
 800899c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d014      	beq.n	80089d0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80089a6:	7dfa      	ldrb	r2, [r7, #23]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80089ae:	7dfa      	ldrb	r2, [r7, #23]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	32ae      	adds	r2, #174	@ 0xae
 80089b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089b8:	695b      	ldr	r3, [r3, #20]
 80089ba:	7afa      	ldrb	r2, [r7, #11]
 80089bc:	4611      	mov	r1, r2
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	4798      	blx	r3
 80089c2:	4603      	mov	r3, r0
 80089c4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80089c6:	7dbb      	ldrb	r3, [r7, #22]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d001      	beq.n	80089d0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80089cc:	7dbb      	ldrb	r3, [r7, #22]
 80089ce:	e000      	b.n	80089d2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3718      	adds	r7, #24
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80089da:	b580      	push	{r7, lr}
 80089dc:	b084      	sub	sp, #16
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80089e2:	2300      	movs	r3, #0
 80089e4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2200      	movs	r2, #0
 80089fa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d014      	beq.n	8008a40 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00e      	beq.n	8008a40 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	6852      	ldr	r2, [r2, #4]
 8008a2e:	b2d2      	uxtb	r2, r2
 8008a30:	4611      	mov	r1, r2
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	4798      	blx	r3
 8008a36:	4603      	mov	r3, r0
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d001      	beq.n	8008a40 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a40:	2340      	movs	r3, #64	@ 0x40
 8008a42:	2200      	movs	r2, #0
 8008a44:	2100      	movs	r1, #0
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f001 fbc1 	bl	800a1ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2240      	movs	r2, #64	@ 0x40
 8008a58:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a5c:	2340      	movs	r3, #64	@ 0x40
 8008a5e:	2200      	movs	r2, #0
 8008a60:	2180      	movs	r1, #128	@ 0x80
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f001 fbb3 	bl	800a1ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2240      	movs	r2, #64	@ 0x40
 8008a74:	841a      	strh	r2, [r3, #32]

  return ret;
 8008a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3710      	adds	r7, #16
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	460b      	mov	r3, r1
 8008a8a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	78fa      	ldrb	r2, [r7, #3]
 8008a90:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008a92:	2300      	movs	r3, #0
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	370c      	adds	r7, #12
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr

08008aa0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b083      	sub	sp, #12
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	2b04      	cmp	r3, #4
 8008ab2:	d006      	beq.n	8008ac2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008aba:	b2da      	uxtb	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2204      	movs	r2, #4
 8008ac6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b04      	cmp	r3, #4
 8008aea:	d106      	bne.n	8008afa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008af2:	b2da      	uxtb	r2, r3
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008afa:	2300      	movs	r3, #0
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b082      	sub	sp, #8
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	2b03      	cmp	r3, #3
 8008b1a:	d110      	bne.n	8008b3e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b2c:	69db      	ldr	r3, [r3, #28]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d005      	beq.n	8008b3e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b38:	69db      	ldr	r3, [r3, #28]
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3708      	adds	r7, #8
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	460b      	mov	r3, r1
 8008b52:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	32ae      	adds	r2, #174	@ 0xae
 8008b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d101      	bne.n	8008b6a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008b66:	2303      	movs	r3, #3
 8008b68:	e01c      	b.n	8008ba4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b03      	cmp	r3, #3
 8008b74:	d115      	bne.n	8008ba2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	32ae      	adds	r2, #174	@ 0xae
 8008b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00b      	beq.n	8008ba2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	32ae      	adds	r2, #174	@ 0xae
 8008b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b98:	6a1b      	ldr	r3, [r3, #32]
 8008b9a:	78fa      	ldrb	r2, [r7, #3]
 8008b9c:	4611      	mov	r1, r2
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008ba2:	2300      	movs	r3, #0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b082      	sub	sp, #8
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	32ae      	adds	r2, #174	@ 0xae
 8008bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e01c      	b.n	8008c08 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b03      	cmp	r3, #3
 8008bd8:	d115      	bne.n	8008c06 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	32ae      	adds	r2, #174	@ 0xae
 8008be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00b      	beq.n	8008c06 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	32ae      	adds	r2, #174	@ 0xae
 8008bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bfe:	78fa      	ldrb	r2, [r7, #3]
 8008c00:	4611      	mov	r1, r2
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c06:	2300      	movs	r3, #0
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3708      	adds	r7, #8
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	370c      	adds	r7, #12
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr

08008c26 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b084      	sub	sp, #16
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d00e      	beq.n	8008c62 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	6852      	ldr	r2, [r2, #4]
 8008c50:	b2d2      	uxtb	r2, r2
 8008c52:	4611      	mov	r1, r2
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	4798      	blx	r3
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d001      	beq.n	8008c62 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008c5e:	2303      	movs	r3, #3
 8008c60:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	460b      	mov	r3, r1
 8008c76:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008c78:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr

08008c86 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008c86:	b480      	push	{r7}
 8008c88:	b083      	sub	sp, #12
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
 8008c8e:	460b      	mov	r3, r1
 8008c90:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008c92:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	881b      	ldrh	r3, [r3, #0]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	7812      	ldrb	r2, [r2, #0]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	b29a      	uxth	r2, r3
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008cca:	68fb      	ldr	r3, [r7, #12]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3714      	adds	r7, #20
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b087      	sub	sp, #28
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	3301      	adds	r3, #1
 8008cee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008cf6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008cfa:	021b      	lsls	r3, r3, #8
 8008cfc:	b21a      	sxth	r2, r3
 8008cfe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	b21b      	sxth	r3, r3
 8008d06:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008d08:	89fb      	ldrh	r3, [r7, #14]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	371c      	adds	r7, #28
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
	...

08008d18 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d22:	2300      	movs	r3, #0
 8008d24:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008d2e:	2b40      	cmp	r3, #64	@ 0x40
 8008d30:	d005      	beq.n	8008d3e <USBD_StdDevReq+0x26>
 8008d32:	2b40      	cmp	r3, #64	@ 0x40
 8008d34:	d857      	bhi.n	8008de6 <USBD_StdDevReq+0xce>
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d00f      	beq.n	8008d5a <USBD_StdDevReq+0x42>
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	d153      	bne.n	8008de6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	32ae      	adds	r2, #174	@ 0xae
 8008d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	6839      	ldr	r1, [r7, #0]
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	4798      	blx	r3
 8008d54:	4603      	mov	r3, r0
 8008d56:	73fb      	strb	r3, [r7, #15]
      break;
 8008d58:	e04a      	b.n	8008df0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	785b      	ldrb	r3, [r3, #1]
 8008d5e:	2b09      	cmp	r3, #9
 8008d60:	d83b      	bhi.n	8008dda <USBD_StdDevReq+0xc2>
 8008d62:	a201      	add	r2, pc, #4	@ (adr r2, 8008d68 <USBD_StdDevReq+0x50>)
 8008d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d68:	08008dbd 	.word	0x08008dbd
 8008d6c:	08008dd1 	.word	0x08008dd1
 8008d70:	08008ddb 	.word	0x08008ddb
 8008d74:	08008dc7 	.word	0x08008dc7
 8008d78:	08008ddb 	.word	0x08008ddb
 8008d7c:	08008d9b 	.word	0x08008d9b
 8008d80:	08008d91 	.word	0x08008d91
 8008d84:	08008ddb 	.word	0x08008ddb
 8008d88:	08008db3 	.word	0x08008db3
 8008d8c:	08008da5 	.word	0x08008da5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 fa3e 	bl	8009214 <USBD_GetDescriptor>
          break;
 8008d98:	e024      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d9a:	6839      	ldr	r1, [r7, #0]
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fba3 	bl	80094e8 <USBD_SetAddress>
          break;
 8008da2:	e01f      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008da4:	6839      	ldr	r1, [r7, #0]
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fbe2 	bl	8009570 <USBD_SetConfig>
 8008dac:	4603      	mov	r3, r0
 8008dae:	73fb      	strb	r3, [r7, #15]
          break;
 8008db0:	e018      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008db2:	6839      	ldr	r1, [r7, #0]
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fc85 	bl	80096c4 <USBD_GetConfig>
          break;
 8008dba:	e013      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008dbc:	6839      	ldr	r1, [r7, #0]
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fcb6 	bl	8009730 <USBD_GetStatus>
          break;
 8008dc4:	e00e      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008dc6:	6839      	ldr	r1, [r7, #0]
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 fce5 	bl	8009798 <USBD_SetFeature>
          break;
 8008dce:	e009      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008dd0:	6839      	ldr	r1, [r7, #0]
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 fd09 	bl	80097ea <USBD_ClrFeature>
          break;
 8008dd8:	e004      	b.n	8008de4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008dda:	6839      	ldr	r1, [r7, #0]
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fd60 	bl	80098a2 <USBD_CtlError>
          break;
 8008de2:	bf00      	nop
      }
      break;
 8008de4:	e004      	b.n	8008df0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008de6:	6839      	ldr	r1, [r7, #0]
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fd5a 	bl	80098a2 <USBD_CtlError>
      break;
 8008dee:	bf00      	nop
  }

  return ret;
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3710      	adds	r7, #16
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop

08008dfc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e06:	2300      	movs	r3, #0
 8008e08:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e12:	2b40      	cmp	r3, #64	@ 0x40
 8008e14:	d005      	beq.n	8008e22 <USBD_StdItfReq+0x26>
 8008e16:	2b40      	cmp	r3, #64	@ 0x40
 8008e18:	d852      	bhi.n	8008ec0 <USBD_StdItfReq+0xc4>
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d001      	beq.n	8008e22 <USBD_StdItfReq+0x26>
 8008e1e:	2b20      	cmp	r3, #32
 8008e20:	d14e      	bne.n	8008ec0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	2b02      	cmp	r3, #2
 8008e2e:	d840      	bhi.n	8008eb2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	889b      	ldrh	r3, [r3, #4]
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d836      	bhi.n	8008ea8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	889b      	ldrh	r3, [r3, #4]
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7ff ff12 	bl	8008c6c <USBD_CoreFindIF>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e4c:	7bbb      	ldrb	r3, [r7, #14]
 8008e4e:	2bff      	cmp	r3, #255	@ 0xff
 8008e50:	d01d      	beq.n	8008e8e <USBD_StdItfReq+0x92>
 8008e52:	7bbb      	ldrb	r3, [r7, #14]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d11a      	bne.n	8008e8e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008e58:	7bba      	ldrb	r2, [r7, #14]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	32ae      	adds	r2, #174	@ 0xae
 8008e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d00f      	beq.n	8008e88 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008e68:	7bba      	ldrb	r2, [r7, #14]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008e70:	7bba      	ldrb	r2, [r7, #14]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	32ae      	adds	r2, #174	@ 0xae
 8008e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	6839      	ldr	r1, [r7, #0]
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	4798      	blx	r3
 8008e82:	4603      	mov	r3, r0
 8008e84:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008e86:	e004      	b.n	8008e92 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008e8c:	e001      	b.n	8008e92 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008e8e:	2303      	movs	r3, #3
 8008e90:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	88db      	ldrh	r3, [r3, #6]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d110      	bne.n	8008ebc <USBD_StdItfReq+0xc0>
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d10d      	bne.n	8008ebc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f000 fddc 	bl	8009a5e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008ea6:	e009      	b.n	8008ebc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fcf9 	bl	80098a2 <USBD_CtlError>
          break;
 8008eb0:	e004      	b.n	8008ebc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008eb2:	6839      	ldr	r1, [r7, #0]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 fcf4 	bl	80098a2 <USBD_CtlError>
          break;
 8008eba:	e000      	b.n	8008ebe <USBD_StdItfReq+0xc2>
          break;
 8008ebc:	bf00      	nop
      }
      break;
 8008ebe:	e004      	b.n	8008eca <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008ec0:	6839      	ldr	r1, [r7, #0]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fced 	bl	80098a2 <USBD_CtlError>
      break;
 8008ec8:	bf00      	nop
  }

  return ret;
 8008eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3710      	adds	r7, #16
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	889b      	ldrh	r3, [r3, #4]
 8008ee6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008ef0:	2b40      	cmp	r3, #64	@ 0x40
 8008ef2:	d007      	beq.n	8008f04 <USBD_StdEPReq+0x30>
 8008ef4:	2b40      	cmp	r3, #64	@ 0x40
 8008ef6:	f200 8181 	bhi.w	80091fc <USBD_StdEPReq+0x328>
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d02a      	beq.n	8008f54 <USBD_StdEPReq+0x80>
 8008efe:	2b20      	cmp	r3, #32
 8008f00:	f040 817c 	bne.w	80091fc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008f04:	7bbb      	ldrb	r3, [r7, #14]
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f7ff febc 	bl	8008c86 <USBD_CoreFindEP>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f12:	7b7b      	ldrb	r3, [r7, #13]
 8008f14:	2bff      	cmp	r3, #255	@ 0xff
 8008f16:	f000 8176 	beq.w	8009206 <USBD_StdEPReq+0x332>
 8008f1a:	7b7b      	ldrb	r3, [r7, #13]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	f040 8172 	bne.w	8009206 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008f22:	7b7a      	ldrb	r2, [r7, #13]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008f2a:	7b7a      	ldrb	r2, [r7, #13]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	32ae      	adds	r2, #174	@ 0xae
 8008f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	f000 8165 	beq.w	8009206 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008f3c:	7b7a      	ldrb	r2, [r7, #13]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	32ae      	adds	r2, #174	@ 0xae
 8008f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	6839      	ldr	r1, [r7, #0]
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	4798      	blx	r3
 8008f4e:	4603      	mov	r3, r0
 8008f50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008f52:	e158      	b.n	8009206 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	785b      	ldrb	r3, [r3, #1]
 8008f58:	2b03      	cmp	r3, #3
 8008f5a:	d008      	beq.n	8008f6e <USBD_StdEPReq+0x9a>
 8008f5c:	2b03      	cmp	r3, #3
 8008f5e:	f300 8147 	bgt.w	80091f0 <USBD_StdEPReq+0x31c>
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	f000 809b 	beq.w	800909e <USBD_StdEPReq+0x1ca>
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d03c      	beq.n	8008fe6 <USBD_StdEPReq+0x112>
 8008f6c:	e140      	b.n	80091f0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	d002      	beq.n	8008f80 <USBD_StdEPReq+0xac>
 8008f7a:	2b03      	cmp	r3, #3
 8008f7c:	d016      	beq.n	8008fac <USBD_StdEPReq+0xd8>
 8008f7e:	e02c      	b.n	8008fda <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f80:	7bbb      	ldrb	r3, [r7, #14]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d00d      	beq.n	8008fa2 <USBD_StdEPReq+0xce>
 8008f86:	7bbb      	ldrb	r3, [r7, #14]
 8008f88:	2b80      	cmp	r3, #128	@ 0x80
 8008f8a:	d00a      	beq.n	8008fa2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f8c:	7bbb      	ldrb	r3, [r7, #14]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f001 f961 	bl	800a258 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f96:	2180      	movs	r1, #128	@ 0x80
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f001 f95d 	bl	800a258 <USBD_LL_StallEP>
 8008f9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008fa0:	e020      	b.n	8008fe4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008fa2:	6839      	ldr	r1, [r7, #0]
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 fc7c 	bl	80098a2 <USBD_CtlError>
              break;
 8008faa:	e01b      	b.n	8008fe4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	885b      	ldrh	r3, [r3, #2]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d10e      	bne.n	8008fd2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008fb4:	7bbb      	ldrb	r3, [r7, #14]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00b      	beq.n	8008fd2 <USBD_StdEPReq+0xfe>
 8008fba:	7bbb      	ldrb	r3, [r7, #14]
 8008fbc:	2b80      	cmp	r3, #128	@ 0x80
 8008fbe:	d008      	beq.n	8008fd2 <USBD_StdEPReq+0xfe>
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	88db      	ldrh	r3, [r3, #6]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d104      	bne.n	8008fd2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fc8:	7bbb      	ldrb	r3, [r7, #14]
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f001 f943 	bl	800a258 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 fd43 	bl	8009a5e <USBD_CtlSendStatus>

              break;
 8008fd8:	e004      	b.n	8008fe4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008fda:	6839      	ldr	r1, [r7, #0]
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 fc60 	bl	80098a2 <USBD_CtlError>
              break;
 8008fe2:	bf00      	nop
          }
          break;
 8008fe4:	e109      	b.n	80091fa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d002      	beq.n	8008ff8 <USBD_StdEPReq+0x124>
 8008ff2:	2b03      	cmp	r3, #3
 8008ff4:	d016      	beq.n	8009024 <USBD_StdEPReq+0x150>
 8008ff6:	e04b      	b.n	8009090 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ff8:	7bbb      	ldrb	r3, [r7, #14]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00d      	beq.n	800901a <USBD_StdEPReq+0x146>
 8008ffe:	7bbb      	ldrb	r3, [r7, #14]
 8009000:	2b80      	cmp	r3, #128	@ 0x80
 8009002:	d00a      	beq.n	800901a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009004:	7bbb      	ldrb	r3, [r7, #14]
 8009006:	4619      	mov	r1, r3
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f001 f925 	bl	800a258 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800900e:	2180      	movs	r1, #128	@ 0x80
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f001 f921 	bl	800a258 <USBD_LL_StallEP>
 8009016:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009018:	e040      	b.n	800909c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800901a:	6839      	ldr	r1, [r7, #0]
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 fc40 	bl	80098a2 <USBD_CtlError>
              break;
 8009022:	e03b      	b.n	800909c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	885b      	ldrh	r3, [r3, #2]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d136      	bne.n	800909a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800902c:	7bbb      	ldrb	r3, [r7, #14]
 800902e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009032:	2b00      	cmp	r3, #0
 8009034:	d004      	beq.n	8009040 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009036:	7bbb      	ldrb	r3, [r7, #14]
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f001 f92b 	bl	800a296 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 fd0c 	bl	8009a5e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009046:	7bbb      	ldrb	r3, [r7, #14]
 8009048:	4619      	mov	r1, r3
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f7ff fe1b 	bl	8008c86 <USBD_CoreFindEP>
 8009050:	4603      	mov	r3, r0
 8009052:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009054:	7b7b      	ldrb	r3, [r7, #13]
 8009056:	2bff      	cmp	r3, #255	@ 0xff
 8009058:	d01f      	beq.n	800909a <USBD_StdEPReq+0x1c6>
 800905a:	7b7b      	ldrb	r3, [r7, #13]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d11c      	bne.n	800909a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009060:	7b7a      	ldrb	r2, [r7, #13]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009068:	7b7a      	ldrb	r2, [r7, #13]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	32ae      	adds	r2, #174	@ 0xae
 800906e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d010      	beq.n	800909a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009078:	7b7a      	ldrb	r2, [r7, #13]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	32ae      	adds	r2, #174	@ 0xae
 800907e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	6839      	ldr	r1, [r7, #0]
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	4798      	blx	r3
 800908a:	4603      	mov	r3, r0
 800908c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800908e:	e004      	b.n	800909a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009090:	6839      	ldr	r1, [r7, #0]
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fc05 	bl	80098a2 <USBD_CtlError>
              break;
 8009098:	e000      	b.n	800909c <USBD_StdEPReq+0x1c8>
              break;
 800909a:	bf00      	nop
          }
          break;
 800909c:	e0ad      	b.n	80091fa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b02      	cmp	r3, #2
 80090a8:	d002      	beq.n	80090b0 <USBD_StdEPReq+0x1dc>
 80090aa:	2b03      	cmp	r3, #3
 80090ac:	d033      	beq.n	8009116 <USBD_StdEPReq+0x242>
 80090ae:	e099      	b.n	80091e4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80090b0:	7bbb      	ldrb	r3, [r7, #14]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d007      	beq.n	80090c6 <USBD_StdEPReq+0x1f2>
 80090b6:	7bbb      	ldrb	r3, [r7, #14]
 80090b8:	2b80      	cmp	r3, #128	@ 0x80
 80090ba:	d004      	beq.n	80090c6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80090bc:	6839      	ldr	r1, [r7, #0]
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 fbef 	bl	80098a2 <USBD_CtlError>
                break;
 80090c4:	e093      	b.n	80091ee <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	da0b      	bge.n	80090e6 <USBD_StdEPReq+0x212>
 80090ce:	7bbb      	ldrb	r3, [r7, #14]
 80090d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80090d4:	4613      	mov	r3, r2
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	4413      	add	r3, r2
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	3310      	adds	r3, #16
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	4413      	add	r3, r2
 80090e2:	3304      	adds	r3, #4
 80090e4:	e00b      	b.n	80090fe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090e6:	7bbb      	ldrb	r3, [r7, #14]
 80090e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090ec:	4613      	mov	r3, r2
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	4413      	add	r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	4413      	add	r3, r2
 80090fc:	3304      	adds	r3, #4
 80090fe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	2200      	movs	r2, #0
 8009104:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	330e      	adds	r3, #14
 800910a:	2202      	movs	r2, #2
 800910c:	4619      	mov	r1, r3
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 fc44 	bl	800999c <USBD_CtlSendData>
              break;
 8009114:	e06b      	b.n	80091ee <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009116:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800911a:	2b00      	cmp	r3, #0
 800911c:	da11      	bge.n	8009142 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800911e:	7bbb      	ldrb	r3, [r7, #14]
 8009120:	f003 020f 	and.w	r2, r3, #15
 8009124:	6879      	ldr	r1, [r7, #4]
 8009126:	4613      	mov	r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4413      	add	r3, r2
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	440b      	add	r3, r1
 8009130:	3323      	adds	r3, #35	@ 0x23
 8009132:	781b      	ldrb	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d117      	bne.n	8009168 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009138:	6839      	ldr	r1, [r7, #0]
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 fbb1 	bl	80098a2 <USBD_CtlError>
                  break;
 8009140:	e055      	b.n	80091ee <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009142:	7bbb      	ldrb	r3, [r7, #14]
 8009144:	f003 020f 	and.w	r2, r3, #15
 8009148:	6879      	ldr	r1, [r7, #4]
 800914a:	4613      	mov	r3, r2
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	4413      	add	r3, r2
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	440b      	add	r3, r1
 8009154:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009158:	781b      	ldrb	r3, [r3, #0]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d104      	bne.n	8009168 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800915e:	6839      	ldr	r1, [r7, #0]
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 fb9e 	bl	80098a2 <USBD_CtlError>
                  break;
 8009166:	e042      	b.n	80091ee <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009168:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800916c:	2b00      	cmp	r3, #0
 800916e:	da0b      	bge.n	8009188 <USBD_StdEPReq+0x2b4>
 8009170:	7bbb      	ldrb	r3, [r7, #14]
 8009172:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009176:	4613      	mov	r3, r2
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	4413      	add	r3, r2
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	3310      	adds	r3, #16
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	4413      	add	r3, r2
 8009184:	3304      	adds	r3, #4
 8009186:	e00b      	b.n	80091a0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009188:	7bbb      	ldrb	r3, [r7, #14]
 800918a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800918e:	4613      	mov	r3, r2
 8009190:	009b      	lsls	r3, r3, #2
 8009192:	4413      	add	r3, r2
 8009194:	009b      	lsls	r3, r3, #2
 8009196:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	4413      	add	r3, r2
 800919e:	3304      	adds	r3, #4
 80091a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80091a2:	7bbb      	ldrb	r3, [r7, #14]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <USBD_StdEPReq+0x2da>
 80091a8:	7bbb      	ldrb	r3, [r7, #14]
 80091aa:	2b80      	cmp	r3, #128	@ 0x80
 80091ac:	d103      	bne.n	80091b6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	2200      	movs	r2, #0
 80091b2:	739a      	strb	r2, [r3, #14]
 80091b4:	e00e      	b.n	80091d4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80091b6:	7bbb      	ldrb	r3, [r7, #14]
 80091b8:	4619      	mov	r1, r3
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f001 f88a 	bl	800a2d4 <USBD_LL_IsStallEP>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d003      	beq.n	80091ce <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	2201      	movs	r2, #1
 80091ca:	739a      	strb	r2, [r3, #14]
 80091cc:	e002      	b.n	80091d4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	2200      	movs	r2, #0
 80091d2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	330e      	adds	r3, #14
 80091d8:	2202      	movs	r2, #2
 80091da:	4619      	mov	r1, r3
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fbdd 	bl	800999c <USBD_CtlSendData>
              break;
 80091e2:	e004      	b.n	80091ee <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 fb5b 	bl	80098a2 <USBD_CtlError>
              break;
 80091ec:	bf00      	nop
          }
          break;
 80091ee:	e004      	b.n	80091fa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80091f0:	6839      	ldr	r1, [r7, #0]
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 fb55 	bl	80098a2 <USBD_CtlError>
          break;
 80091f8:	bf00      	nop
      }
      break;
 80091fa:	e005      	b.n	8009208 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80091fc:	6839      	ldr	r1, [r7, #0]
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fb4f 	bl	80098a2 <USBD_CtlError>
      break;
 8009204:	e000      	b.n	8009208 <USBD_StdEPReq+0x334>
      break;
 8009206:	bf00      	nop
  }

  return ret;
 8009208:	7bfb      	ldrb	r3, [r7, #15]
}
 800920a:	4618      	mov	r0, r3
 800920c:	3710      	adds	r7, #16
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
	...

08009214 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800921e:	2300      	movs	r3, #0
 8009220:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009222:	2300      	movs	r3, #0
 8009224:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009226:	2300      	movs	r3, #0
 8009228:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	885b      	ldrh	r3, [r3, #2]
 800922e:	0a1b      	lsrs	r3, r3, #8
 8009230:	b29b      	uxth	r3, r3
 8009232:	3b01      	subs	r3, #1
 8009234:	2b06      	cmp	r3, #6
 8009236:	f200 8128 	bhi.w	800948a <USBD_GetDescriptor+0x276>
 800923a:	a201      	add	r2, pc, #4	@ (adr r2, 8009240 <USBD_GetDescriptor+0x2c>)
 800923c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009240:	0800925d 	.word	0x0800925d
 8009244:	08009275 	.word	0x08009275
 8009248:	080092b5 	.word	0x080092b5
 800924c:	0800948b 	.word	0x0800948b
 8009250:	0800948b 	.word	0x0800948b
 8009254:	0800942b 	.word	0x0800942b
 8009258:	08009457 	.word	0x08009457
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	7c12      	ldrb	r2, [r2, #16]
 8009268:	f107 0108 	add.w	r1, r7, #8
 800926c:	4610      	mov	r0, r2
 800926e:	4798      	blx	r3
 8009270:	60f8      	str	r0, [r7, #12]
      break;
 8009272:	e112      	b.n	800949a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	7c1b      	ldrb	r3, [r3, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10d      	bne.n	8009298 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009284:	f107 0208 	add.w	r2, r7, #8
 8009288:	4610      	mov	r0, r2
 800928a:	4798      	blx	r3
 800928c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	3301      	adds	r3, #1
 8009292:	2202      	movs	r2, #2
 8009294:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009296:	e100      	b.n	800949a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800929e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a0:	f107 0208 	add.w	r2, r7, #8
 80092a4:	4610      	mov	r0, r2
 80092a6:	4798      	blx	r3
 80092a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	3301      	adds	r3, #1
 80092ae:	2202      	movs	r2, #2
 80092b0:	701a      	strb	r2, [r3, #0]
      break;
 80092b2:	e0f2      	b.n	800949a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	885b      	ldrh	r3, [r3, #2]
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	2b05      	cmp	r3, #5
 80092bc:	f200 80ac 	bhi.w	8009418 <USBD_GetDescriptor+0x204>
 80092c0:	a201      	add	r2, pc, #4	@ (adr r2, 80092c8 <USBD_GetDescriptor+0xb4>)
 80092c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c6:	bf00      	nop
 80092c8:	080092e1 	.word	0x080092e1
 80092cc:	08009315 	.word	0x08009315
 80092d0:	08009349 	.word	0x08009349
 80092d4:	0800937d 	.word	0x0800937d
 80092d8:	080093b1 	.word	0x080093b1
 80092dc:	080093e5 	.word	0x080093e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00b      	beq.n	8009304 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	7c12      	ldrb	r2, [r2, #16]
 80092f8:	f107 0108 	add.w	r1, r7, #8
 80092fc:	4610      	mov	r0, r2
 80092fe:	4798      	blx	r3
 8009300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009302:	e091      	b.n	8009428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009304:	6839      	ldr	r1, [r7, #0]
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 facb 	bl	80098a2 <USBD_CtlError>
            err++;
 800930c:	7afb      	ldrb	r3, [r7, #11]
 800930e:	3301      	adds	r3, #1
 8009310:	72fb      	strb	r3, [r7, #11]
          break;
 8009312:	e089      	b.n	8009428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00b      	beq.n	8009338 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	7c12      	ldrb	r2, [r2, #16]
 800932c:	f107 0108 	add.w	r1, r7, #8
 8009330:	4610      	mov	r0, r2
 8009332:	4798      	blx	r3
 8009334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009336:	e077      	b.n	8009428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009338:	6839      	ldr	r1, [r7, #0]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fab1 	bl	80098a2 <USBD_CtlError>
            err++;
 8009340:	7afb      	ldrb	r3, [r7, #11]
 8009342:	3301      	adds	r3, #1
 8009344:	72fb      	strb	r3, [r7, #11]
          break;
 8009346:	e06f      	b.n	8009428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d00b      	beq.n	800936c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800935a:	68db      	ldr	r3, [r3, #12]
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	7c12      	ldrb	r2, [r2, #16]
 8009360:	f107 0108 	add.w	r1, r7, #8
 8009364:	4610      	mov	r0, r2
 8009366:	4798      	blx	r3
 8009368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800936a:	e05d      	b.n	8009428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800936c:	6839      	ldr	r1, [r7, #0]
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 fa97 	bl	80098a2 <USBD_CtlError>
            err++;
 8009374:	7afb      	ldrb	r3, [r7, #11]
 8009376:	3301      	adds	r3, #1
 8009378:	72fb      	strb	r3, [r7, #11]
          break;
 800937a:	e055      	b.n	8009428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009382:	691b      	ldr	r3, [r3, #16]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d00b      	beq.n	80093a0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	7c12      	ldrb	r2, [r2, #16]
 8009394:	f107 0108 	add.w	r1, r7, #8
 8009398:	4610      	mov	r0, r2
 800939a:	4798      	blx	r3
 800939c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800939e:	e043      	b.n	8009428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80093a0:	6839      	ldr	r1, [r7, #0]
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 fa7d 	bl	80098a2 <USBD_CtlError>
            err++;
 80093a8:	7afb      	ldrb	r3, [r7, #11]
 80093aa:	3301      	adds	r3, #1
 80093ac:	72fb      	strb	r3, [r7, #11]
          break;
 80093ae:	e03b      	b.n	8009428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093b6:	695b      	ldr	r3, [r3, #20]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00b      	beq.n	80093d4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093c2:	695b      	ldr	r3, [r3, #20]
 80093c4:	687a      	ldr	r2, [r7, #4]
 80093c6:	7c12      	ldrb	r2, [r2, #16]
 80093c8:	f107 0108 	add.w	r1, r7, #8
 80093cc:	4610      	mov	r0, r2
 80093ce:	4798      	blx	r3
 80093d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093d2:	e029      	b.n	8009428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80093d4:	6839      	ldr	r1, [r7, #0]
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 fa63 	bl	80098a2 <USBD_CtlError>
            err++;
 80093dc:	7afb      	ldrb	r3, [r7, #11]
 80093de:	3301      	adds	r3, #1
 80093e0:	72fb      	strb	r3, [r7, #11]
          break;
 80093e2:	e021      	b.n	8009428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00b      	beq.n	8009408 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	7c12      	ldrb	r2, [r2, #16]
 80093fc:	f107 0108 	add.w	r1, r7, #8
 8009400:	4610      	mov	r0, r2
 8009402:	4798      	blx	r3
 8009404:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009406:	e00f      	b.n	8009428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009408:	6839      	ldr	r1, [r7, #0]
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f000 fa49 	bl	80098a2 <USBD_CtlError>
            err++;
 8009410:	7afb      	ldrb	r3, [r7, #11]
 8009412:	3301      	adds	r3, #1
 8009414:	72fb      	strb	r3, [r7, #11]
          break;
 8009416:	e007      	b.n	8009428 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009418:	6839      	ldr	r1, [r7, #0]
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fa41 	bl	80098a2 <USBD_CtlError>
          err++;
 8009420:	7afb      	ldrb	r3, [r7, #11]
 8009422:	3301      	adds	r3, #1
 8009424:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009426:	bf00      	nop
      }
      break;
 8009428:	e037      	b.n	800949a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	7c1b      	ldrb	r3, [r3, #16]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d109      	bne.n	8009446 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800943a:	f107 0208 	add.w	r2, r7, #8
 800943e:	4610      	mov	r0, r2
 8009440:	4798      	blx	r3
 8009442:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009444:	e029      	b.n	800949a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 fa2a 	bl	80098a2 <USBD_CtlError>
        err++;
 800944e:	7afb      	ldrb	r3, [r7, #11]
 8009450:	3301      	adds	r3, #1
 8009452:	72fb      	strb	r3, [r7, #11]
      break;
 8009454:	e021      	b.n	800949a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	7c1b      	ldrb	r3, [r3, #16]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10d      	bne.n	800947a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009466:	f107 0208 	add.w	r2, r7, #8
 800946a:	4610      	mov	r0, r2
 800946c:	4798      	blx	r3
 800946e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	3301      	adds	r3, #1
 8009474:	2207      	movs	r2, #7
 8009476:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009478:	e00f      	b.n	800949a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800947a:	6839      	ldr	r1, [r7, #0]
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fa10 	bl	80098a2 <USBD_CtlError>
        err++;
 8009482:	7afb      	ldrb	r3, [r7, #11]
 8009484:	3301      	adds	r3, #1
 8009486:	72fb      	strb	r3, [r7, #11]
      break;
 8009488:	e007      	b.n	800949a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800948a:	6839      	ldr	r1, [r7, #0]
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 fa08 	bl	80098a2 <USBD_CtlError>
      err++;
 8009492:	7afb      	ldrb	r3, [r7, #11]
 8009494:	3301      	adds	r3, #1
 8009496:	72fb      	strb	r3, [r7, #11]
      break;
 8009498:	bf00      	nop
  }

  if (err != 0U)
 800949a:	7afb      	ldrb	r3, [r7, #11]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d11e      	bne.n	80094de <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	88db      	ldrh	r3, [r3, #6]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d016      	beq.n	80094d6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80094a8:	893b      	ldrh	r3, [r7, #8]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d00e      	beq.n	80094cc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	88da      	ldrh	r2, [r3, #6]
 80094b2:	893b      	ldrh	r3, [r7, #8]
 80094b4:	4293      	cmp	r3, r2
 80094b6:	bf28      	it	cs
 80094b8:	4613      	movcs	r3, r2
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80094be:	893b      	ldrh	r3, [r7, #8]
 80094c0:	461a      	mov	r2, r3
 80094c2:	68f9      	ldr	r1, [r7, #12]
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f000 fa69 	bl	800999c <USBD_CtlSendData>
 80094ca:	e009      	b.n	80094e0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 f9e7 	bl	80098a2 <USBD_CtlError>
 80094d4:	e004      	b.n	80094e0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fac1 	bl	8009a5e <USBD_CtlSendStatus>
 80094dc:	e000      	b.n	80094e0 <USBD_GetDescriptor+0x2cc>
    return;
 80094de:	bf00      	nop
  }
}
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop

080094e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	889b      	ldrh	r3, [r3, #4]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d131      	bne.n	800955e <USBD_SetAddress+0x76>
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	88db      	ldrh	r3, [r3, #6]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d12d      	bne.n	800955e <USBD_SetAddress+0x76>
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	885b      	ldrh	r3, [r3, #2]
 8009506:	2b7f      	cmp	r3, #127	@ 0x7f
 8009508:	d829      	bhi.n	800955e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	885b      	ldrh	r3, [r3, #2]
 800950e:	b2db      	uxtb	r3, r3
 8009510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009514:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800951c:	b2db      	uxtb	r3, r3
 800951e:	2b03      	cmp	r3, #3
 8009520:	d104      	bne.n	800952c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009522:	6839      	ldr	r1, [r7, #0]
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f000 f9bc 	bl	80098a2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800952a:	e01d      	b.n	8009568 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	7bfa      	ldrb	r2, [r7, #15]
 8009530:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009534:	7bfb      	ldrb	r3, [r7, #15]
 8009536:	4619      	mov	r1, r3
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f000 fef7 	bl	800a32c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 fa8d 	bl	8009a5e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009544:	7bfb      	ldrb	r3, [r7, #15]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d004      	beq.n	8009554 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2202      	movs	r2, #2
 800954e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009552:	e009      	b.n	8009568 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800955c:	e004      	b.n	8009568 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800955e:	6839      	ldr	r1, [r7, #0]
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f000 f99e 	bl	80098a2 <USBD_CtlError>
  }
}
 8009566:	bf00      	nop
 8009568:	bf00      	nop
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b084      	sub	sp, #16
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	885b      	ldrh	r3, [r3, #2]
 8009582:	b2da      	uxtb	r2, r3
 8009584:	4b4e      	ldr	r3, [pc, #312]	@ (80096c0 <USBD_SetConfig+0x150>)
 8009586:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009588:	4b4d      	ldr	r3, [pc, #308]	@ (80096c0 <USBD_SetConfig+0x150>)
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	2b01      	cmp	r3, #1
 800958e:	d905      	bls.n	800959c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009590:	6839      	ldr	r1, [r7, #0]
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f985 	bl	80098a2 <USBD_CtlError>
    return USBD_FAIL;
 8009598:	2303      	movs	r3, #3
 800959a:	e08c      	b.n	80096b6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d002      	beq.n	80095ae <USBD_SetConfig+0x3e>
 80095a8:	2b03      	cmp	r3, #3
 80095aa:	d029      	beq.n	8009600 <USBD_SetConfig+0x90>
 80095ac:	e075      	b.n	800969a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80095ae:	4b44      	ldr	r3, [pc, #272]	@ (80096c0 <USBD_SetConfig+0x150>)
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d020      	beq.n	80095f8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80095b6:	4b42      	ldr	r3, [pc, #264]	@ (80096c0 <USBD_SetConfig+0x150>)
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	461a      	mov	r2, r3
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80095c0:	4b3f      	ldr	r3, [pc, #252]	@ (80096c0 <USBD_SetConfig+0x150>)
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	4619      	mov	r1, r3
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7ff f805 	bl	80085d6 <USBD_SetClassConfig>
 80095cc:	4603      	mov	r3, r0
 80095ce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d008      	beq.n	80095e8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80095d6:	6839      	ldr	r1, [r7, #0]
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 f962 	bl	80098a2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2202      	movs	r2, #2
 80095e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80095e6:	e065      	b.n	80096b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 fa38 	bl	8009a5e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2203      	movs	r2, #3
 80095f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80095f6:	e05d      	b.n	80096b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 fa30 	bl	8009a5e <USBD_CtlSendStatus>
      break;
 80095fe:	e059      	b.n	80096b4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009600:	4b2f      	ldr	r3, [pc, #188]	@ (80096c0 <USBD_SetConfig+0x150>)
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d112      	bne.n	800962e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2202      	movs	r2, #2
 800960c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009610:	4b2b      	ldr	r3, [pc, #172]	@ (80096c0 <USBD_SetConfig+0x150>)
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	461a      	mov	r2, r3
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800961a:	4b29      	ldr	r3, [pc, #164]	@ (80096c0 <USBD_SetConfig+0x150>)
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	4619      	mov	r1, r3
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7fe fff4 	bl	800860e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 fa19 	bl	8009a5e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800962c:	e042      	b.n	80096b4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800962e:	4b24      	ldr	r3, [pc, #144]	@ (80096c0 <USBD_SetConfig+0x150>)
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	461a      	mov	r2, r3
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	429a      	cmp	r2, r3
 800963a:	d02a      	beq.n	8009692 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	b2db      	uxtb	r3, r3
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7fe ffe2 	bl	800860e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800964a:	4b1d      	ldr	r3, [pc, #116]	@ (80096c0 <USBD_SetConfig+0x150>)
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009654:	4b1a      	ldr	r3, [pc, #104]	@ (80096c0 <USBD_SetConfig+0x150>)
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	4619      	mov	r1, r3
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f7fe ffbb 	bl	80085d6 <USBD_SetClassConfig>
 8009660:	4603      	mov	r3, r0
 8009662:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009664:	7bfb      	ldrb	r3, [r7, #15]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00f      	beq.n	800968a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800966a:	6839      	ldr	r1, [r7, #0]
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 f918 	bl	80098a2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	b2db      	uxtb	r3, r3
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f7fe ffc7 	bl	800860e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2202      	movs	r2, #2
 8009684:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009688:	e014      	b.n	80096b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 f9e7 	bl	8009a5e <USBD_CtlSendStatus>
      break;
 8009690:	e010      	b.n	80096b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 f9e3 	bl	8009a5e <USBD_CtlSendStatus>
      break;
 8009698:	e00c      	b.n	80096b4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800969a:	6839      	ldr	r1, [r7, #0]
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 f900 	bl	80098a2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80096a2:	4b07      	ldr	r3, [pc, #28]	@ (80096c0 <USBD_SetConfig+0x150>)
 80096a4:	781b      	ldrb	r3, [r3, #0]
 80096a6:	4619      	mov	r1, r3
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f7fe ffb0 	bl	800860e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80096ae:	2303      	movs	r3, #3
 80096b0:	73fb      	strb	r3, [r7, #15]
      break;
 80096b2:	bf00      	nop
  }

  return ret;
 80096b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	200187cc 	.word	0x200187cc

080096c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	88db      	ldrh	r3, [r3, #6]
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d004      	beq.n	80096e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80096d6:	6839      	ldr	r1, [r7, #0]
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 f8e2 	bl	80098a2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80096de:	e023      	b.n	8009728 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	2b02      	cmp	r3, #2
 80096ea:	dc02      	bgt.n	80096f2 <USBD_GetConfig+0x2e>
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	dc03      	bgt.n	80096f8 <USBD_GetConfig+0x34>
 80096f0:	e015      	b.n	800971e <USBD_GetConfig+0x5a>
 80096f2:	2b03      	cmp	r3, #3
 80096f4:	d00b      	beq.n	800970e <USBD_GetConfig+0x4a>
 80096f6:	e012      	b.n	800971e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	3308      	adds	r3, #8
 8009702:	2201      	movs	r2, #1
 8009704:	4619      	mov	r1, r3
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f000 f948 	bl	800999c <USBD_CtlSendData>
        break;
 800970c:	e00c      	b.n	8009728 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	3304      	adds	r3, #4
 8009712:	2201      	movs	r2, #1
 8009714:	4619      	mov	r1, r3
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f940 	bl	800999c <USBD_CtlSendData>
        break;
 800971c:	e004      	b.n	8009728 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800971e:	6839      	ldr	r1, [r7, #0]
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 f8be 	bl	80098a2 <USBD_CtlError>
        break;
 8009726:	bf00      	nop
}
 8009728:	bf00      	nop
 800972a:	3708      	adds	r7, #8
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b082      	sub	sp, #8
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009740:	b2db      	uxtb	r3, r3
 8009742:	3b01      	subs	r3, #1
 8009744:	2b02      	cmp	r3, #2
 8009746:	d81e      	bhi.n	8009786 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	88db      	ldrh	r3, [r3, #6]
 800974c:	2b02      	cmp	r3, #2
 800974e:	d004      	beq.n	800975a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009750:	6839      	ldr	r1, [r7, #0]
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 f8a5 	bl	80098a2 <USBD_CtlError>
        break;
 8009758:	e01a      	b.n	8009790 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2201      	movs	r2, #1
 800975e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009766:	2b00      	cmp	r3, #0
 8009768:	d005      	beq.n	8009776 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	f043 0202 	orr.w	r2, r3, #2
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	330c      	adds	r3, #12
 800977a:	2202      	movs	r2, #2
 800977c:	4619      	mov	r1, r3
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f90c 	bl	800999c <USBD_CtlSendData>
      break;
 8009784:	e004      	b.n	8009790 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009786:	6839      	ldr	r1, [r7, #0]
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 f88a 	bl	80098a2 <USBD_CtlError>
      break;
 800978e:	bf00      	nop
  }
}
 8009790:	bf00      	nop
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	885b      	ldrh	r3, [r3, #2]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d107      	bne.n	80097ba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 f953 	bl	8009a5e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80097b8:	e013      	b.n	80097e2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	885b      	ldrh	r3, [r3, #2]
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d10b      	bne.n	80097da <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	889b      	ldrh	r3, [r3, #4]
 80097c6:	0a1b      	lsrs	r3, r3, #8
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	b2da      	uxtb	r2, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 f943 	bl	8009a5e <USBD_CtlSendStatus>
}
 80097d8:	e003      	b.n	80097e2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80097da:	6839      	ldr	r1, [r7, #0]
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 f860 	bl	80098a2 <USBD_CtlError>
}
 80097e2:	bf00      	nop
 80097e4:	3708      	adds	r7, #8
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097fa:	b2db      	uxtb	r3, r3
 80097fc:	3b01      	subs	r3, #1
 80097fe:	2b02      	cmp	r3, #2
 8009800:	d80b      	bhi.n	800981a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	885b      	ldrh	r3, [r3, #2]
 8009806:	2b01      	cmp	r3, #1
 8009808:	d10c      	bne.n	8009824 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2200      	movs	r2, #0
 800980e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f923 	bl	8009a5e <USBD_CtlSendStatus>
      }
      break;
 8009818:	e004      	b.n	8009824 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800981a:	6839      	ldr	r1, [r7, #0]
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 f840 	bl	80098a2 <USBD_CtlError>
      break;
 8009822:	e000      	b.n	8009826 <USBD_ClrFeature+0x3c>
      break;
 8009824:	bf00      	nop
  }
}
 8009826:	bf00      	nop
 8009828:	3708      	adds	r7, #8
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b084      	sub	sp, #16
 8009832:	af00      	add	r7, sp, #0
 8009834:	6078      	str	r0, [r7, #4]
 8009836:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	781a      	ldrb	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	3301      	adds	r3, #1
 8009848:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	781a      	ldrb	r2, [r3, #0]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	3301      	adds	r3, #1
 8009856:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009858:	68f8      	ldr	r0, [r7, #12]
 800985a:	f7ff fa3d 	bl	8008cd8 <SWAPBYTE>
 800985e:	4603      	mov	r3, r0
 8009860:	461a      	mov	r2, r3
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	3301      	adds	r3, #1
 800986a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3301      	adds	r3, #1
 8009870:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f7ff fa30 	bl	8008cd8 <SWAPBYTE>
 8009878:	4603      	mov	r3, r0
 800987a:	461a      	mov	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	3301      	adds	r3, #1
 8009884:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	3301      	adds	r3, #1
 800988a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f7ff fa23 	bl	8008cd8 <SWAPBYTE>
 8009892:	4603      	mov	r3, r0
 8009894:	461a      	mov	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	80da      	strh	r2, [r3, #6]
}
 800989a:	bf00      	nop
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}

080098a2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098a2:	b580      	push	{r7, lr}
 80098a4:	b082      	sub	sp, #8
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	6078      	str	r0, [r7, #4]
 80098aa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80098ac:	2180      	movs	r1, #128	@ 0x80
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 fcd2 	bl	800a258 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80098b4:	2100      	movs	r1, #0
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f000 fcce 	bl	800a258 <USBD_LL_StallEP>
}
 80098bc:	bf00      	nop
 80098be:	3708      	adds	r7, #8
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b086      	sub	sp, #24
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80098d0:	2300      	movs	r3, #0
 80098d2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d042      	beq.n	8009960 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80098de:	6938      	ldr	r0, [r7, #16]
 80098e0:	f000 f842 	bl	8009968 <USBD_GetLen>
 80098e4:	4603      	mov	r3, r0
 80098e6:	3301      	adds	r3, #1
 80098e8:	005b      	lsls	r3, r3, #1
 80098ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098ee:	d808      	bhi.n	8009902 <USBD_GetString+0x3e>
 80098f0:	6938      	ldr	r0, [r7, #16]
 80098f2:	f000 f839 	bl	8009968 <USBD_GetLen>
 80098f6:	4603      	mov	r3, r0
 80098f8:	3301      	adds	r3, #1
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	005b      	lsls	r3, r3, #1
 80098fe:	b29a      	uxth	r2, r3
 8009900:	e001      	b.n	8009906 <USBD_GetString+0x42>
 8009902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800990a:	7dfb      	ldrb	r3, [r7, #23]
 800990c:	68ba      	ldr	r2, [r7, #8]
 800990e:	4413      	add	r3, r2
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	7812      	ldrb	r2, [r2, #0]
 8009914:	701a      	strb	r2, [r3, #0]
  idx++;
 8009916:	7dfb      	ldrb	r3, [r7, #23]
 8009918:	3301      	adds	r3, #1
 800991a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800991c:	7dfb      	ldrb	r3, [r7, #23]
 800991e:	68ba      	ldr	r2, [r7, #8]
 8009920:	4413      	add	r3, r2
 8009922:	2203      	movs	r2, #3
 8009924:	701a      	strb	r2, [r3, #0]
  idx++;
 8009926:	7dfb      	ldrb	r3, [r7, #23]
 8009928:	3301      	adds	r3, #1
 800992a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800992c:	e013      	b.n	8009956 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800992e:	7dfb      	ldrb	r3, [r7, #23]
 8009930:	68ba      	ldr	r2, [r7, #8]
 8009932:	4413      	add	r3, r2
 8009934:	693a      	ldr	r2, [r7, #16]
 8009936:	7812      	ldrb	r2, [r2, #0]
 8009938:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	3301      	adds	r3, #1
 800993e:	613b      	str	r3, [r7, #16]
    idx++;
 8009940:	7dfb      	ldrb	r3, [r7, #23]
 8009942:	3301      	adds	r3, #1
 8009944:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009946:	7dfb      	ldrb	r3, [r7, #23]
 8009948:	68ba      	ldr	r2, [r7, #8]
 800994a:	4413      	add	r3, r2
 800994c:	2200      	movs	r2, #0
 800994e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009950:	7dfb      	ldrb	r3, [r7, #23]
 8009952:	3301      	adds	r3, #1
 8009954:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d1e7      	bne.n	800992e <USBD_GetString+0x6a>
 800995e:	e000      	b.n	8009962 <USBD_GetString+0x9e>
    return;
 8009960:	bf00      	nop
  }
}
 8009962:	3718      	adds	r7, #24
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009970:	2300      	movs	r3, #0
 8009972:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009978:	e005      	b.n	8009986 <USBD_GetLen+0x1e>
  {
    len++;
 800997a:	7bfb      	ldrb	r3, [r7, #15]
 800997c:	3301      	adds	r3, #1
 800997e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	3301      	adds	r3, #1
 8009984:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d1f5      	bne.n	800997a <USBD_GetLen+0x12>
  }

  return len;
 800998e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009990:	4618      	mov	r0, r3
 8009992:	3714      	adds	r7, #20
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr

0800999c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2202      	movs	r2, #2
 80099ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	68ba      	ldr	r2, [r7, #8]
 80099ba:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	2100      	movs	r1, #0
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 fcce 	bl	800a36a <USBD_LL_Transmit>

  return USBD_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3710      	adds	r7, #16
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	68ba      	ldr	r2, [r7, #8]
 80099e8:	2100      	movs	r1, #0
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f000 fcbd 	bl	800a36a <USBD_LL_Transmit>

  return USBD_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}

080099fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b084      	sub	sp, #16
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	60f8      	str	r0, [r7, #12]
 8009a02:	60b9      	str	r1, [r7, #8]
 8009a04:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2203      	movs	r2, #3
 8009a0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	68ba      	ldr	r2, [r7, #8]
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f000 fcbd 	bl	800a3ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b084      	sub	sp, #16
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	60f8      	str	r0, [r7, #12]
 8009a44:	60b9      	str	r1, [r7, #8]
 8009a46:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	68ba      	ldr	r2, [r7, #8]
 8009a4c:	2100      	movs	r1, #0
 8009a4e:	68f8      	ldr	r0, [r7, #12]
 8009a50:	f000 fcac 	bl	800a3ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009a54:	2300      	movs	r3, #0
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3710      	adds	r7, #16
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}

08009a5e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009a5e:	b580      	push	{r7, lr}
 8009a60:	b082      	sub	sp, #8
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2204      	movs	r2, #4
 8009a6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009a6e:	2300      	movs	r3, #0
 8009a70:	2200      	movs	r2, #0
 8009a72:	2100      	movs	r1, #0
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fc78 	bl	800a36a <USBD_LL_Transmit>

  return USBD_OK;
 8009a7a:	2300      	movs	r3, #0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b082      	sub	sp, #8
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2205      	movs	r2, #5
 8009a90:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a94:	2300      	movs	r3, #0
 8009a96:	2200      	movs	r2, #0
 8009a98:	2100      	movs	r1, #0
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fc86 	bl	800a3ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3708      	adds	r7, #8
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
	...

08009aac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	4912      	ldr	r1, [pc, #72]	@ (8009afc <MX_USB_DEVICE_Init+0x50>)
 8009ab4:	4812      	ldr	r0, [pc, #72]	@ (8009b00 <MX_USB_DEVICE_Init+0x54>)
 8009ab6:	f7fe fd11 	bl	80084dc <USBD_Init>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d001      	beq.n	8009ac4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009ac0:	f7f8 f936 	bl	8001d30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 8009ac4:	490f      	ldr	r1, [pc, #60]	@ (8009b04 <MX_USB_DEVICE_Init+0x58>)
 8009ac6:	480e      	ldr	r0, [pc, #56]	@ (8009b00 <MX_USB_DEVICE_Init+0x54>)
 8009ac8:	f7fe fd38 	bl	800853c <USBD_RegisterClass>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009ad2:	f7f8 f92d 	bl	8001d30 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 8009ad6:	490c      	ldr	r1, [pc, #48]	@ (8009b08 <MX_USB_DEVICE_Init+0x5c>)
 8009ad8:	4809      	ldr	r0, [pc, #36]	@ (8009b00 <MX_USB_DEVICE_Init+0x54>)
 8009ada:	f7fe fcb3 	bl	8008444 <USBD_AUDIO_RegisterInterface>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d001      	beq.n	8009ae8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009ae4:	f7f8 f924 	bl	8001d30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009ae8:	4805      	ldr	r0, [pc, #20]	@ (8009b00 <MX_USB_DEVICE_Init+0x54>)
 8009aea:	f7fe fd5d 	bl	80085a8 <USBD_Start>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009af4:	f7f8 f91c 	bl	8001d30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009af8:	bf00      	nop
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	200000e0 	.word	0x200000e0
 8009b00:	200187d0 	.word	0x200187d0
 8009b04:	20000010 	.word	0x20000010
 8009b08:	200000c4 	.word	0x200000c4

08009b0c <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);

  AudioStream_Init();
 8009b18:	f7f6 fdf3 	bl	8000702 <AudioStream_Init>
  current_audio_state = AUDIO_STATE_STOPPED;
 8009b1c:	4b03      	ldr	r3, [pc, #12]	@ (8009b2c <AUDIO_Init_FS+0x20>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 8009b22:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3710      	adds	r7, #16
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	20018aac 	.word	0x20018aac

08009b30 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);

  // BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW); // SİLİNDİ
  current_audio_state = AUDIO_STATE_STOPPED;
 8009b38:	4b04      	ldr	r3, [pc, #16]	@ (8009b4c <AUDIO_DeInit_FS+0x1c>)
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 8009b3e:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr
 8009b4c:	20018aac 	.word	0x20018aac

08009b50 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b084      	sub	sp, #16
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	4613      	mov	r3, r2
 8009b5c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  switch(cmd)
 8009b5e:	79fb      	ldrb	r3, [r7, #7]
 8009b60:	2b03      	cmp	r3, #3
 8009b62:	d017      	beq.n	8009b94 <AUDIO_AudioCmd_FS+0x44>
 8009b64:	2b03      	cmp	r3, #3
 8009b66:	dc1a      	bgt.n	8009b9e <AUDIO_AudioCmd_FS+0x4e>
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d002      	beq.n	8009b72 <AUDIO_AudioCmd_FS+0x22>
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	d006      	beq.n	8009b7e <AUDIO_AudioCmd_FS+0x2e>
 8009b70:	e015      	b.n	8009b9e <AUDIO_AudioCmd_FS+0x4e>
  {
    case AUDIO_CMD_START:
      // Stream motorunu sifirla
      AudioStream_Reset();
 8009b72:	f7f6 fddb 	bl	800072c <AudioStream_Reset>
      // Durumu "Tampon Doluyor"a getir. Hemen calmiyoruz!
      current_audio_state = AUDIO_STATE_BUFFERING;
 8009b76:	4b0c      	ldr	r3, [pc, #48]	@ (8009ba8 <AUDIO_AudioCmd_FS+0x58>)
 8009b78:	2201      	movs	r2, #1
 8009b7a:	701a      	strb	r2, [r3, #0]
      break;
 8009b7c:	e00f      	b.n	8009b9e <AUDIO_AudioCmd_FS+0x4e>

    case AUDIO_CMD_PLAY:
      // Bazı hostlar START yerine PLAY gönderebilir veya resume durumunda
      if(current_audio_state == AUDIO_STATE_STOPPED) {
 8009b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8009ba8 <AUDIO_AudioCmd_FS+0x58>)
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d109      	bne.n	8009b9c <AUDIO_AudioCmd_FS+0x4c>
          AudioStream_Reset();
 8009b88:	f7f6 fdd0 	bl	800072c <AudioStream_Reset>
          current_audio_state = AUDIO_STATE_BUFFERING;
 8009b8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ba8 <AUDIO_AudioCmd_FS+0x58>)
 8009b8e:	2201      	movs	r2, #1
 8009b90:	701a      	strb	r2, [r3, #0]
      }
      break;
 8009b92:	e003      	b.n	8009b9c <AUDIO_AudioCmd_FS+0x4c>

    case AUDIO_CMD_STOP:
      current_audio_state = AUDIO_STATE_STOPPED;
 8009b94:	4b04      	ldr	r3, [pc, #16]	@ (8009ba8 <AUDIO_AudioCmd_FS+0x58>)
 8009b96:	2200      	movs	r2, #0
 8009b98:	701a      	strb	r2, [r3, #0]
      // BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW); // SİLİNDİ
      break;
 8009b9a:	e000      	b.n	8009b9e <AUDIO_AudioCmd_FS+0x4e>
      break;
 8009b9c:	bf00      	nop
  }

  UNUSED(pbuf);
  UNUSED(size);
  // UNUSED(cmd); // cmd artik kullaniliyor
  return (USBD_OK);
 8009b9e:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3710      	adds	r7, #16
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	20018aac 	.word	0x20018aac

08009bac <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  // BSP_AUDIO_OUT_SetVolume(vol); // MAX98357'de yazılımsal gain yoktur.
  return (USBD_OK);
 8009bb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	370c      	adds	r7, #12
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b083      	sub	sp, #12
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	4603      	mov	r3, r0
 8009bcc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  // BSP_AUDIO_OUT_SetMute(cmd); // MAX98357'de yazılımsal mute yoktur.
  return (USBD_OK);
 8009bce:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	370c      	adds	r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr

08009bdc <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	4613      	mov	r3, r2
 8009be8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(cmd);

  // Eger durmussak hicbir sey yapma
  if (current_audio_state == AUDIO_STATE_STOPPED) {
 8009bea:	4b0e      	ldr	r3, [pc, #56]	@ (8009c24 <AUDIO_PeriodicTC_FS+0x48>)
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d101      	bne.n	8009bf8 <AUDIO_PeriodicTC_FS+0x1c>
      return (USBD_OK);
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	e011      	b.n	8009c1c <AUDIO_PeriodicTC_FS+0x40>
  }

  // 1. Gelen Paketi Motora Teslim Et (Ring Buffer'a Yaz)
  AudioStream_Write_USB_Packet(pbuf, size);
 8009bf8:	68b9      	ldr	r1, [r7, #8]
 8009bfa:	68f8      	ldr	r0, [r7, #12]
 8009bfc:	f7f6 fdba 	bl	8000774 <AudioStream_Write_USB_Packet>

  // 2. Durum Kontrolu: Eger Buffer Doluyorsa ve Yeterli Seviyeye Geldiyse
  if (current_audio_state == AUDIO_STATE_BUFFERING)
 8009c00:	4b08      	ldr	r3, [pc, #32]	@ (8009c24 <AUDIO_PeriodicTC_FS+0x48>)
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d107      	bne.n	8009c1a <AUDIO_PeriodicTC_FS+0x3e>
  {
      if (AudioStream_Is_Ready_To_Play())
 8009c0a:	f7f6 fdf1 	bl	80007f0 <AudioStream_Is_Ready_To_Play>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d002      	beq.n	8009c1a <AUDIO_PeriodicTC_FS+0x3e>
      {
          current_audio_state = AUDIO_STATE_PLAYING;
 8009c14:	4b03      	ldr	r3, [pc, #12]	@ (8009c24 <AUDIO_PeriodicTC_FS+0x48>)
 8009c16:	2202      	movs	r2, #2
 8009c18:	701a      	strb	r2, [r3, #0]
          */
          // BSP_AUDIO_OUT_Play((uint16_t*)Audio_Tx_Buffer, TX_FULL_SAMPLES * 2);
      }
  }

  return (USBD_OK);
 8009c1a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3710      	adds	r7, #16
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	20018aac 	.word	0x20018aac

08009c28 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8009c2c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr

08009c38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b083      	sub	sp, #12
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	6039      	str	r1, [r7, #0]
 8009c42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	2212      	movs	r2, #18
 8009c48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009c4a:	4b03      	ldr	r3, [pc, #12]	@ (8009c58 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	370c      	adds	r7, #12
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr
 8009c58:	200000fc 	.word	0x200000fc

08009c5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	4603      	mov	r3, r0
 8009c64:	6039      	str	r1, [r7, #0]
 8009c66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	2204      	movs	r2, #4
 8009c6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009c6e:	4b03      	ldr	r3, [pc, #12]	@ (8009c7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	370c      	adds	r7, #12
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr
 8009c7c:	20000110 	.word	0x20000110

08009c80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b082      	sub	sp, #8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	4603      	mov	r3, r0
 8009c88:	6039      	str	r1, [r7, #0]
 8009c8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c8c:	79fb      	ldrb	r3, [r7, #7]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d105      	bne.n	8009c9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009c92:	683a      	ldr	r2, [r7, #0]
 8009c94:	4907      	ldr	r1, [pc, #28]	@ (8009cb4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009c96:	4808      	ldr	r0, [pc, #32]	@ (8009cb8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009c98:	f7ff fe14 	bl	80098c4 <USBD_GetString>
 8009c9c:	e004      	b.n	8009ca8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	4904      	ldr	r1, [pc, #16]	@ (8009cb4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009ca2:	4805      	ldr	r0, [pc, #20]	@ (8009cb8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009ca4:	f7ff fe0e 	bl	80098c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ca8:	4b02      	ldr	r3, [pc, #8]	@ (8009cb4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3708      	adds	r7, #8
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	20018ab0 	.word	0x20018ab0
 8009cb8:	0800b18c 	.word	0x0800b18c

08009cbc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	6039      	str	r1, [r7, #0]
 8009cc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009cc8:	683a      	ldr	r2, [r7, #0]
 8009cca:	4904      	ldr	r1, [pc, #16]	@ (8009cdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009ccc:	4804      	ldr	r0, [pc, #16]	@ (8009ce0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009cce:	f7ff fdf9 	bl	80098c4 <USBD_GetString>
  return USBD_StrDesc;
 8009cd2:	4b02      	ldr	r3, [pc, #8]	@ (8009cdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3708      	adds	r7, #8
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	20018ab0 	.word	0x20018ab0
 8009ce0:	0800b1a0 	.word	0x0800b1a0

08009ce4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b082      	sub	sp, #8
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	4603      	mov	r3, r0
 8009cec:	6039      	str	r1, [r7, #0]
 8009cee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	221a      	movs	r2, #26
 8009cf4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009cf6:	f000 f843 	bl	8009d80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009cfa:	4b02      	ldr	r3, [pc, #8]	@ (8009d04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	20000114 	.word	0x20000114

08009d08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b082      	sub	sp, #8
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	6039      	str	r1, [r7, #0]
 8009d12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009d14:	79fb      	ldrb	r3, [r7, #7]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d105      	bne.n	8009d26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	4907      	ldr	r1, [pc, #28]	@ (8009d3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009d1e:	4808      	ldr	r0, [pc, #32]	@ (8009d40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009d20:	f7ff fdd0 	bl	80098c4 <USBD_GetString>
 8009d24:	e004      	b.n	8009d30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	4904      	ldr	r1, [pc, #16]	@ (8009d3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009d2a:	4805      	ldr	r0, [pc, #20]	@ (8009d40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009d2c:	f7ff fdca 	bl	80098c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009d30:	4b02      	ldr	r3, [pc, #8]	@ (8009d3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3708      	adds	r7, #8
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}
 8009d3a:	bf00      	nop
 8009d3c:	20018ab0 	.word	0x20018ab0
 8009d40:	0800b1b4 	.word	0x0800b1b4

08009d44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	6039      	str	r1, [r7, #0]
 8009d4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009d50:	79fb      	ldrb	r3, [r7, #7]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d105      	bne.n	8009d62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009d56:	683a      	ldr	r2, [r7, #0]
 8009d58:	4907      	ldr	r1, [pc, #28]	@ (8009d78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009d5a:	4808      	ldr	r0, [pc, #32]	@ (8009d7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009d5c:	f7ff fdb2 	bl	80098c4 <USBD_GetString>
 8009d60:	e004      	b.n	8009d6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009d62:	683a      	ldr	r2, [r7, #0]
 8009d64:	4904      	ldr	r1, [pc, #16]	@ (8009d78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009d66:	4805      	ldr	r0, [pc, #20]	@ (8009d7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009d68:	f7ff fdac 	bl	80098c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009d6c:	4b02      	ldr	r3, [pc, #8]	@ (8009d78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3708      	adds	r7, #8
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	20018ab0 	.word	0x20018ab0
 8009d7c:	0800b1c4 	.word	0x0800b1c4

08009d80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009d86:	4b0f      	ldr	r3, [pc, #60]	@ (8009dc4 <Get_SerialNum+0x44>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8009dc8 <Get_SerialNum+0x48>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009d92:	4b0e      	ldr	r3, [pc, #56]	@ (8009dcc <Get_SerialNum+0x4c>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009d98:	68fa      	ldr	r2, [r7, #12]
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4413      	add	r3, r2
 8009d9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d009      	beq.n	8009dba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009da6:	2208      	movs	r2, #8
 8009da8:	4909      	ldr	r1, [pc, #36]	@ (8009dd0 <Get_SerialNum+0x50>)
 8009daa:	68f8      	ldr	r0, [r7, #12]
 8009dac:	f000 f814 	bl	8009dd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009db0:	2204      	movs	r2, #4
 8009db2:	4908      	ldr	r1, [pc, #32]	@ (8009dd4 <Get_SerialNum+0x54>)
 8009db4:	68b8      	ldr	r0, [r7, #8]
 8009db6:	f000 f80f 	bl	8009dd8 <IntToUnicode>
  }
}
 8009dba:	bf00      	nop
 8009dbc:	3710      	adds	r7, #16
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	bf00      	nop
 8009dc4:	1fff7a10 	.word	0x1fff7a10
 8009dc8:	1fff7a14 	.word	0x1fff7a14
 8009dcc:	1fff7a18 	.word	0x1fff7a18
 8009dd0:	20000116 	.word	0x20000116
 8009dd4:	20000126 	.word	0x20000126

08009dd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b087      	sub	sp, #28
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	4613      	mov	r3, r2
 8009de4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009de6:	2300      	movs	r3, #0
 8009de8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009dea:	2300      	movs	r3, #0
 8009dec:	75fb      	strb	r3, [r7, #23]
 8009dee:	e027      	b.n	8009e40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	0f1b      	lsrs	r3, r3, #28
 8009df4:	2b09      	cmp	r3, #9
 8009df6:	d80b      	bhi.n	8009e10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	0f1b      	lsrs	r3, r3, #28
 8009dfc:	b2da      	uxtb	r2, r3
 8009dfe:	7dfb      	ldrb	r3, [r7, #23]
 8009e00:	005b      	lsls	r3, r3, #1
 8009e02:	4619      	mov	r1, r3
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	440b      	add	r3, r1
 8009e08:	3230      	adds	r2, #48	@ 0x30
 8009e0a:	b2d2      	uxtb	r2, r2
 8009e0c:	701a      	strb	r2, [r3, #0]
 8009e0e:	e00a      	b.n	8009e26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	0f1b      	lsrs	r3, r3, #28
 8009e14:	b2da      	uxtb	r2, r3
 8009e16:	7dfb      	ldrb	r3, [r7, #23]
 8009e18:	005b      	lsls	r3, r3, #1
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	440b      	add	r3, r1
 8009e20:	3237      	adds	r2, #55	@ 0x37
 8009e22:	b2d2      	uxtb	r2, r2
 8009e24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	011b      	lsls	r3, r3, #4
 8009e2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009e2c:	7dfb      	ldrb	r3, [r7, #23]
 8009e2e:	005b      	lsls	r3, r3, #1
 8009e30:	3301      	adds	r3, #1
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	4413      	add	r3, r2
 8009e36:	2200      	movs	r2, #0
 8009e38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009e3a:	7dfb      	ldrb	r3, [r7, #23]
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	75fb      	strb	r3, [r7, #23]
 8009e40:	7dfa      	ldrb	r2, [r7, #23]
 8009e42:	79fb      	ldrb	r3, [r7, #7]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d3d3      	bcc.n	8009df0 <IntToUnicode+0x18>
  }
}
 8009e48:	bf00      	nop
 8009e4a:	bf00      	nop
 8009e4c:	371c      	adds	r7, #28
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr
	...

08009e58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b08a      	sub	sp, #40	@ 0x28
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e60:	f107 0314 	add.w	r3, r7, #20
 8009e64:	2200      	movs	r2, #0
 8009e66:	601a      	str	r2, [r3, #0]
 8009e68:	605a      	str	r2, [r3, #4]
 8009e6a:	609a      	str	r2, [r3, #8]
 8009e6c:	60da      	str	r2, [r3, #12]
 8009e6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e78:	d147      	bne.n	8009f0a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	613b      	str	r3, [r7, #16]
 8009e7e:	4b25      	ldr	r3, [pc, #148]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e82:	4a24      	ldr	r2, [pc, #144]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009e84:	f043 0301 	orr.w	r3, r3, #1
 8009e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8009e8a:	4b22      	ldr	r3, [pc, #136]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e8e:	f003 0301 	and.w	r3, r3, #1
 8009e92:	613b      	str	r3, [r7, #16]
 8009e94:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009e96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009ea4:	f107 0314 	add.w	r3, r7, #20
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	481b      	ldr	r0, [pc, #108]	@ (8009f18 <HAL_PCD_MspInit+0xc0>)
 8009eac:	f7f9 f9de 	bl	800326c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009eb0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eb6:	2302      	movs	r3, #2
 8009eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009ec2:	230a      	movs	r3, #10
 8009ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ec6:	f107 0314 	add.w	r3, r7, #20
 8009eca:	4619      	mov	r1, r3
 8009ecc:	4812      	ldr	r0, [pc, #72]	@ (8009f18 <HAL_PCD_MspInit+0xc0>)
 8009ece:	f7f9 f9cd 	bl	800326c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009ed2:	4b10      	ldr	r3, [pc, #64]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009ed8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009edc:	6353      	str	r3, [r2, #52]	@ 0x34
 8009ede:	2300      	movs	r3, #0
 8009ee0:	60fb      	str	r3, [r7, #12]
 8009ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ee6:	4a0b      	ldr	r2, [pc, #44]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8009eee:	4b09      	ldr	r3, [pc, #36]	@ (8009f14 <HAL_PCD_MspInit+0xbc>)
 8009ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009ef6:	60fb      	str	r3, [r7, #12]
 8009ef8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009efa:	2200      	movs	r2, #0
 8009efc:	2100      	movs	r1, #0
 8009efe:	2043      	movs	r0, #67	@ 0x43
 8009f00:	f7f8 fe0d 	bl	8002b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009f04:	2043      	movs	r0, #67	@ 0x43
 8009f06:	f7f8 fe26 	bl	8002b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009f0a:	bf00      	nop
 8009f0c:	3728      	adds	r7, #40	@ 0x28
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}
 8009f12:	bf00      	nop
 8009f14:	40023800 	.word	0x40023800
 8009f18:	40020000 	.word	0x40020000

08009f1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009f30:	4619      	mov	r1, r3
 8009f32:	4610      	mov	r0, r2
 8009f34:	f7fe fb85 	bl	8008642 <USBD_LL_SetupStage>
}
 8009f38:	bf00      	nop
 8009f3a:	3708      	adds	r7, #8
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b082      	sub	sp, #8
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	460b      	mov	r3, r1
 8009f4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009f52:	78fa      	ldrb	r2, [r7, #3]
 8009f54:	6879      	ldr	r1, [r7, #4]
 8009f56:	4613      	mov	r3, r2
 8009f58:	00db      	lsls	r3, r3, #3
 8009f5a:	4413      	add	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	440b      	add	r3, r1
 8009f60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009f64:	681a      	ldr	r2, [r3, #0]
 8009f66:	78fb      	ldrb	r3, [r7, #3]
 8009f68:	4619      	mov	r1, r3
 8009f6a:	f7fe fbbf 	bl	80086ec <USBD_LL_DataOutStage>
}
 8009f6e:	bf00      	nop
 8009f70:	3708      	adds	r7, #8
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b082      	sub	sp, #8
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	460b      	mov	r3, r1
 8009f80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009f88:	78fa      	ldrb	r2, [r7, #3]
 8009f8a:	6879      	ldr	r1, [r7, #4]
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	00db      	lsls	r3, r3, #3
 8009f90:	4413      	add	r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	440b      	add	r3, r1
 8009f96:	3320      	adds	r3, #32
 8009f98:	681a      	ldr	r2, [r3, #0]
 8009f9a:	78fb      	ldrb	r3, [r7, #3]
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	f7fe fc61 	bl	8008864 <USBD_LL_DataInStage>
}
 8009fa2:	bf00      	nop
 8009fa4:	3708      	adds	r7, #8
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}

08009faa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009faa:	b580      	push	{r7, lr}
 8009fac:	b082      	sub	sp, #8
 8009fae:	af00      	add	r7, sp, #0
 8009fb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7fe fda5 	bl	8008b08 <USBD_LL_SOF>
}
 8009fbe:	bf00      	nop
 8009fc0:	3708      	adds	r7, #8
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	79db      	ldrb	r3, [r3, #7]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d102      	bne.n	8009fe0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	73fb      	strb	r3, [r7, #15]
 8009fde:	e008      	b.n	8009ff2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	79db      	ldrb	r3, [r3, #7]
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d102      	bne.n	8009fee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	73fb      	strb	r3, [r7, #15]
 8009fec:	e001      	b.n	8009ff2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009fee:	f7f7 fe9f 	bl	8001d30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ff8:	7bfa      	ldrb	r2, [r7, #15]
 8009ffa:	4611      	mov	r1, r2
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f7fe fd3f 	bl	8008a80 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a008:	4618      	mov	r0, r3
 800a00a:	f7fe fce6 	bl	80089da <USBD_LL_Reset>
}
 800a00e:	bf00      	nop
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
	...

0800a018 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b082      	sub	sp, #8
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a026:	4618      	mov	r0, r3
 800a028:	f7fe fd3a 	bl	8008aa0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	6812      	ldr	r2, [r2, #0]
 800a03a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a03e:	f043 0301 	orr.w	r3, r3, #1
 800a042:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	7adb      	ldrb	r3, [r3, #11]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d005      	beq.n	800a058 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a04c:	4b04      	ldr	r3, [pc, #16]	@ (800a060 <HAL_PCD_SuspendCallback+0x48>)
 800a04e:	691b      	ldr	r3, [r3, #16]
 800a050:	4a03      	ldr	r2, [pc, #12]	@ (800a060 <HAL_PCD_SuspendCallback+0x48>)
 800a052:	f043 0306 	orr.w	r3, r3, #6
 800a056:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a058:	bf00      	nop
 800a05a:	3708      	adds	r7, #8
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	e000ed00 	.word	0xe000ed00

0800a064 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b082      	sub	sp, #8
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a072:	4618      	mov	r0, r3
 800a074:	f7fe fd30 	bl	8008ad8 <USBD_LL_Resume>
}
 800a078:	bf00      	nop
 800a07a:	3708      	adds	r7, #8
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	460b      	mov	r3, r1
 800a08a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a092:	78fa      	ldrb	r2, [r7, #3]
 800a094:	4611      	mov	r1, r2
 800a096:	4618      	mov	r0, r3
 800a098:	f7fe fd88 	bl	8008bac <USBD_LL_IsoOUTIncomplete>
}
 800a09c:	bf00      	nop
 800a09e:	3708      	adds	r7, #8
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	460b      	mov	r3, r1
 800a0ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a0b6:	78fa      	ldrb	r2, [r7, #3]
 800a0b8:	4611      	mov	r1, r2
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7fe fd44 	bl	8008b48 <USBD_LL_IsoINIncomplete>
}
 800a0c0:	bf00      	nop
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7fe fd9a 	bl	8008c10 <USBD_LL_DevConnected>
}
 800a0dc:	bf00      	nop
 800a0de:	3708      	adds	r7, #8
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b082      	sub	sp, #8
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fe fd97 	bl	8008c26 <USBD_LL_DevDisconnected>
}
 800a0f8:	bf00      	nop
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d13c      	bne.n	800a18a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a110:	4a20      	ldr	r2, [pc, #128]	@ (800a194 <USBD_LL_Init+0x94>)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	4a1e      	ldr	r2, [pc, #120]	@ (800a194 <USBD_LL_Init+0x94>)
 800a11c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a120:	4b1c      	ldr	r3, [pc, #112]	@ (800a194 <USBD_LL_Init+0x94>)
 800a122:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a126:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a128:	4b1a      	ldr	r3, [pc, #104]	@ (800a194 <USBD_LL_Init+0x94>)
 800a12a:	2204      	movs	r2, #4
 800a12c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a12e:	4b19      	ldr	r3, [pc, #100]	@ (800a194 <USBD_LL_Init+0x94>)
 800a130:	2202      	movs	r2, #2
 800a132:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a134:	4b17      	ldr	r3, [pc, #92]	@ (800a194 <USBD_LL_Init+0x94>)
 800a136:	2200      	movs	r2, #0
 800a138:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a13a:	4b16      	ldr	r3, [pc, #88]	@ (800a194 <USBD_LL_Init+0x94>)
 800a13c:	2202      	movs	r2, #2
 800a13e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a140:	4b14      	ldr	r3, [pc, #80]	@ (800a194 <USBD_LL_Init+0x94>)
 800a142:	2200      	movs	r2, #0
 800a144:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a146:	4b13      	ldr	r3, [pc, #76]	@ (800a194 <USBD_LL_Init+0x94>)
 800a148:	2200      	movs	r2, #0
 800a14a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a14c:	4b11      	ldr	r3, [pc, #68]	@ (800a194 <USBD_LL_Init+0x94>)
 800a14e:	2200      	movs	r2, #0
 800a150:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a152:	4b10      	ldr	r3, [pc, #64]	@ (800a194 <USBD_LL_Init+0x94>)
 800a154:	2201      	movs	r2, #1
 800a156:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a158:	4b0e      	ldr	r3, [pc, #56]	@ (800a194 <USBD_LL_Init+0x94>)
 800a15a:	2200      	movs	r2, #0
 800a15c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a15e:	480d      	ldr	r0, [pc, #52]	@ (800a194 <USBD_LL_Init+0x94>)
 800a160:	f7fa f930 	bl	80043c4 <HAL_PCD_Init>
 800a164:	4603      	mov	r3, r0
 800a166:	2b00      	cmp	r3, #0
 800a168:	d001      	beq.n	800a16e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a16a:	f7f7 fde1 	bl	8001d30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a16e:	2180      	movs	r1, #128	@ 0x80
 800a170:	4808      	ldr	r0, [pc, #32]	@ (800a194 <USBD_LL_Init+0x94>)
 800a172:	f7fb fb5c 	bl	800582e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a176:	2240      	movs	r2, #64	@ 0x40
 800a178:	2100      	movs	r1, #0
 800a17a:	4806      	ldr	r0, [pc, #24]	@ (800a194 <USBD_LL_Init+0x94>)
 800a17c:	f7fb fb10 	bl	80057a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a180:	2280      	movs	r2, #128	@ 0x80
 800a182:	2101      	movs	r1, #1
 800a184:	4803      	ldr	r0, [pc, #12]	@ (800a194 <USBD_LL_Init+0x94>)
 800a186:	f7fb fb0b 	bl	80057a0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a18a:	2300      	movs	r3, #0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3708      	adds	r7, #8
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	20018cb0 	.word	0x20018cb0

0800a198 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b084      	sub	sp, #16
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7fa fa17 	bl	80045e2 <HAL_PCD_Start>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1b8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f000 f942 	bl	800a444 <USBD_Get_USB_Status>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b084      	sub	sp, #16
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
 800a1d6:	4608      	mov	r0, r1
 800a1d8:	4611      	mov	r1, r2
 800a1da:	461a      	mov	r2, r3
 800a1dc:	4603      	mov	r3, r0
 800a1de:	70fb      	strb	r3, [r7, #3]
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	70bb      	strb	r3, [r7, #2]
 800a1e4:	4613      	mov	r3, r2
 800a1e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a1f6:	78bb      	ldrb	r3, [r7, #2]
 800a1f8:	883a      	ldrh	r2, [r7, #0]
 800a1fa:	78f9      	ldrb	r1, [r7, #3]
 800a1fc:	f7fa feeb 	bl	8004fd6 <HAL_PCD_EP_Open>
 800a200:	4603      	mov	r3, r0
 800a202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a204:	7bfb      	ldrb	r3, [r7, #15]
 800a206:	4618      	mov	r0, r3
 800a208:	f000 f91c 	bl	800a444 <USBD_Get_USB_Status>
 800a20c:	4603      	mov	r3, r0
 800a20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a210:	7bbb      	ldrb	r3, [r7, #14]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
 800a222:	460b      	mov	r3, r1
 800a224:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a226:	2300      	movs	r3, #0
 800a228:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a22a:	2300      	movs	r3, #0
 800a22c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a234:	78fa      	ldrb	r2, [r7, #3]
 800a236:	4611      	mov	r1, r2
 800a238:	4618      	mov	r0, r3
 800a23a:	f7fa ff36 	bl	80050aa <HAL_PCD_EP_Close>
 800a23e:	4603      	mov	r3, r0
 800a240:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a242:	7bfb      	ldrb	r3, [r7, #15]
 800a244:	4618      	mov	r0, r3
 800a246:	f000 f8fd 	bl	800a444 <USBD_Get_USB_Status>
 800a24a:	4603      	mov	r3, r0
 800a24c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a24e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	460b      	mov	r3, r1
 800a262:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a264:	2300      	movs	r3, #0
 800a266:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a268:	2300      	movs	r3, #0
 800a26a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a272:	78fa      	ldrb	r2, [r7, #3]
 800a274:	4611      	mov	r1, r2
 800a276:	4618      	mov	r0, r3
 800a278:	f7fa ffee 	bl	8005258 <HAL_PCD_EP_SetStall>
 800a27c:	4603      	mov	r3, r0
 800a27e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a280:	7bfb      	ldrb	r3, [r7, #15]
 800a282:	4618      	mov	r0, r3
 800a284:	f000 f8de 	bl	800a444 <USBD_Get_USB_Status>
 800a288:	4603      	mov	r3, r0
 800a28a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a28c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b084      	sub	sp, #16
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
 800a29e:	460b      	mov	r3, r1
 800a2a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a2b0:	78fa      	ldrb	r2, [r7, #3]
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f7fb f832 	bl	800531e <HAL_PCD_EP_ClrStall>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2be:	7bfb      	ldrb	r3, [r7, #15]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f000 f8bf 	bl	800a444 <USBD_Get_USB_Status>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	3710      	adds	r7, #16
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a2e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a2e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	da0b      	bge.n	800a308 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a2f0:	78fb      	ldrb	r3, [r7, #3]
 800a2f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a2f6:	68f9      	ldr	r1, [r7, #12]
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	00db      	lsls	r3, r3, #3
 800a2fc:	4413      	add	r3, r2
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	440b      	add	r3, r1
 800a302:	3316      	adds	r3, #22
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	e00b      	b.n	800a320 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a308:	78fb      	ldrb	r3, [r7, #3]
 800a30a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a30e:	68f9      	ldr	r1, [r7, #12]
 800a310:	4613      	mov	r3, r2
 800a312:	00db      	lsls	r3, r3, #3
 800a314:	4413      	add	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	440b      	add	r3, r1
 800a31a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a31e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a320:	4618      	mov	r0, r3
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	460b      	mov	r3, r1
 800a336:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a33c:	2300      	movs	r3, #0
 800a33e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a346:	78fa      	ldrb	r2, [r7, #3]
 800a348:	4611      	mov	r1, r2
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fa fe1f 	bl	8004f8e <HAL_PCD_SetAddress>
 800a350:	4603      	mov	r3, r0
 800a352:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a354:	7bfb      	ldrb	r3, [r7, #15]
 800a356:	4618      	mov	r0, r3
 800a358:	f000 f874 	bl	800a444 <USBD_Get_USB_Status>
 800a35c:	4603      	mov	r3, r0
 800a35e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a360:	7bbb      	ldrb	r3, [r7, #14]
}
 800a362:	4618      	mov	r0, r3
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b086      	sub	sp, #24
 800a36e:	af00      	add	r7, sp, #0
 800a370:	60f8      	str	r0, [r7, #12]
 800a372:	607a      	str	r2, [r7, #4]
 800a374:	603b      	str	r3, [r7, #0]
 800a376:	460b      	mov	r3, r1
 800a378:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a37a:	2300      	movs	r3, #0
 800a37c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a37e:	2300      	movs	r3, #0
 800a380:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a388:	7af9      	ldrb	r1, [r7, #11]
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	f7fa ff29 	bl	80051e4 <HAL_PCD_EP_Transmit>
 800a392:	4603      	mov	r3, r0
 800a394:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a396:	7dfb      	ldrb	r3, [r7, #23]
 800a398:	4618      	mov	r0, r3
 800a39a:	f000 f853 	bl	800a444 <USBD_Get_USB_Status>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a3a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3718      	adds	r7, #24
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b086      	sub	sp, #24
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	607a      	str	r2, [r7, #4]
 800a3b6:	603b      	str	r3, [r7, #0]
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a3ca:	7af9      	ldrb	r1, [r7, #11]
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	f7fa feb5 	bl	800513e <HAL_PCD_EP_Receive>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3d8:	7dfb      	ldrb	r3, [r7, #23]
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f000 f832 	bl	800a444 <USBD_Get_USB_Status>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a3e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3718      	adds	r7, #24
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}

0800a3ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3ee:	b580      	push	{r7, lr}
 800a3f0:	b082      	sub	sp, #8
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a400:	78fa      	ldrb	r2, [r7, #3]
 800a402:	4611      	mov	r1, r2
 800a404:	4618      	mov	r0, r3
 800a406:	f7fa fed5 	bl	80051b4 <HAL_PCD_EP_GetRxCount>
 800a40a:	4603      	mov	r3, r0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3708      	adds	r7, #8
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a414:	b480      	push	{r7}
 800a416:	b083      	sub	sp, #12
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a41c:	4b03      	ldr	r3, [pc, #12]	@ (800a42c <USBD_static_malloc+0x18>)
}
 800a41e:	4618      	mov	r0, r3
 800a420:	370c      	adds	r7, #12
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
 800a42a:	bf00      	nop
 800a42c:	20019194 	.word	0x20019194

0800a430 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]

}
 800a438:	bf00      	nop
 800a43a:	370c      	adds	r7, #12
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr

0800a444 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	4603      	mov	r3, r0
 800a44c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a44e:	2300      	movs	r3, #0
 800a450:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a452:	79fb      	ldrb	r3, [r7, #7]
 800a454:	2b03      	cmp	r3, #3
 800a456:	d817      	bhi.n	800a488 <USBD_Get_USB_Status+0x44>
 800a458:	a201      	add	r2, pc, #4	@ (adr r2, 800a460 <USBD_Get_USB_Status+0x1c>)
 800a45a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a45e:	bf00      	nop
 800a460:	0800a471 	.word	0x0800a471
 800a464:	0800a477 	.word	0x0800a477
 800a468:	0800a47d 	.word	0x0800a47d
 800a46c:	0800a483 	.word	0x0800a483
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a470:	2300      	movs	r3, #0
 800a472:	73fb      	strb	r3, [r7, #15]
    break;
 800a474:	e00b      	b.n	800a48e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a476:	2303      	movs	r3, #3
 800a478:	73fb      	strb	r3, [r7, #15]
    break;
 800a47a:	e008      	b.n	800a48e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a47c:	2301      	movs	r3, #1
 800a47e:	73fb      	strb	r3, [r7, #15]
    break;
 800a480:	e005      	b.n	800a48e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a482:	2303      	movs	r3, #3
 800a484:	73fb      	strb	r3, [r7, #15]
    break;
 800a486:	e002      	b.n	800a48e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a488:	2303      	movs	r3, #3
 800a48a:	73fb      	strb	r3, [r7, #15]
    break;
 800a48c:	bf00      	nop
  }
  return usb_status;
 800a48e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a490:	4618      	mov	r0, r3
 800a492:	3714      	adds	r7, #20
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr

0800a49c <memset>:
 800a49c:	4402      	add	r2, r0
 800a49e:	4603      	mov	r3, r0
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d100      	bne.n	800a4a6 <memset+0xa>
 800a4a4:	4770      	bx	lr
 800a4a6:	f803 1b01 	strb.w	r1, [r3], #1
 800a4aa:	e7f9      	b.n	800a4a0 <memset+0x4>

0800a4ac <__libc_init_array>:
 800a4ac:	b570      	push	{r4, r5, r6, lr}
 800a4ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a4e4 <__libc_init_array+0x38>)
 800a4b0:	4d0d      	ldr	r5, [pc, #52]	@ (800a4e8 <__libc_init_array+0x3c>)
 800a4b2:	1b5b      	subs	r3, r3, r5
 800a4b4:	109c      	asrs	r4, r3, #2
 800a4b6:	2600      	movs	r6, #0
 800a4b8:	42a6      	cmp	r6, r4
 800a4ba:	d109      	bne.n	800a4d0 <__libc_init_array+0x24>
 800a4bc:	f000 fe5a 	bl	800b174 <_init>
 800a4c0:	4d0a      	ldr	r5, [pc, #40]	@ (800a4ec <__libc_init_array+0x40>)
 800a4c2:	4b0b      	ldr	r3, [pc, #44]	@ (800a4f0 <__libc_init_array+0x44>)
 800a4c4:	1b5b      	subs	r3, r3, r5
 800a4c6:	109c      	asrs	r4, r3, #2
 800a4c8:	2600      	movs	r6, #0
 800a4ca:	42a6      	cmp	r6, r4
 800a4cc:	d105      	bne.n	800a4da <__libc_init_array+0x2e>
 800a4ce:	bd70      	pop	{r4, r5, r6, pc}
 800a4d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4d4:	4798      	blx	r3
 800a4d6:	3601      	adds	r6, #1
 800a4d8:	e7ee      	b.n	800a4b8 <__libc_init_array+0xc>
 800a4da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4de:	4798      	blx	r3
 800a4e0:	3601      	adds	r6, #1
 800a4e2:	e7f2      	b.n	800a4ca <__libc_init_array+0x1e>
 800a4e4:	0800b5cc 	.word	0x0800b5cc
 800a4e8:	0800b5cc 	.word	0x0800b5cc
 800a4ec:	0800b5cc 	.word	0x0800b5cc
 800a4f0:	0800b5d0 	.word	0x0800b5d0

0800a4f4 <sinf>:
 800a4f4:	ee10 3a10 	vmov	r3, s0
 800a4f8:	4919      	ldr	r1, [pc, #100]	@ (800a560 <sinf+0x6c>)
 800a4fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a4fe:	428a      	cmp	r2, r1
 800a500:	d91a      	bls.n	800a538 <sinf+0x44>
 800a502:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a506:	d302      	bcc.n	800a50e <sinf+0x1a>
 800a508:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a50c:	4770      	bx	lr
 800a50e:	b500      	push	{lr}
 800a510:	b083      	sub	sp, #12
 800a512:	4668      	mov	r0, sp
 800a514:	f000 f8f2 	bl	800a6fc <__ieee754_rem_pio2f>
 800a518:	f000 0003 	and.w	r0, r0, #3
 800a51c:	2801      	cmp	r0, #1
 800a51e:	ed9d 0a00 	vldr	s0, [sp]
 800a522:	eddd 0a01 	vldr	s1, [sp, #4]
 800a526:	d012      	beq.n	800a54e <sinf+0x5a>
 800a528:	2802      	cmp	r0, #2
 800a52a:	d00a      	beq.n	800a542 <sinf+0x4e>
 800a52c:	b990      	cbnz	r0, 800a554 <sinf+0x60>
 800a52e:	2001      	movs	r0, #1
 800a530:	f000 f89c 	bl	800a66c <__kernel_sinf>
 800a534:	b003      	add	sp, #12
 800a536:	bd00      	pop	{pc}
 800a538:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 800a564 <sinf+0x70>
 800a53c:	2000      	movs	r0, #0
 800a53e:	f000 b895 	b.w	800a66c <__kernel_sinf>
 800a542:	2001      	movs	r0, #1
 800a544:	f000 f892 	bl	800a66c <__kernel_sinf>
 800a548:	eeb1 0a40 	vneg.f32	s0, s0
 800a54c:	e7f2      	b.n	800a534 <sinf+0x40>
 800a54e:	f000 f80b 	bl	800a568 <__kernel_cosf>
 800a552:	e7ef      	b.n	800a534 <sinf+0x40>
 800a554:	f000 f808 	bl	800a568 <__kernel_cosf>
 800a558:	eeb1 0a40 	vneg.f32	s0, s0
 800a55c:	e7ea      	b.n	800a534 <sinf+0x40>
 800a55e:	bf00      	nop
 800a560:	3f490fd8 	.word	0x3f490fd8
 800a564:	00000000 	.word	0x00000000

0800a568 <__kernel_cosf>:
 800a568:	ee10 3a10 	vmov	r3, s0
 800a56c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a570:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a574:	d22c      	bcs.n	800a5d0 <__kernel_cosf+0x68>
 800a576:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a57a:	ee17 3a90 	vmov	r3, s15
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d060      	beq.n	800a644 <__kernel_cosf+0xdc>
 800a582:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a586:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a64c <__kernel_cosf+0xe4>
 800a58a:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 800a650 <__kernel_cosf+0xe8>
 800a58e:	eddf 5a31 	vldr	s11, [pc, #196]	@ 800a654 <__kernel_cosf+0xec>
 800a592:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 800a658 <__kernel_cosf+0xf0>
 800a596:	eddf 6a31 	vldr	s13, [pc, #196]	@ 800a65c <__kernel_cosf+0xf4>
 800a59a:	eea7 5a87 	vfma.f32	s10, s15, s14
 800a59e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800a660 <__kernel_cosf+0xf8>
 800a5a2:	eee7 5a85 	vfma.f32	s11, s15, s10
 800a5a6:	eea7 6aa5 	vfma.f32	s12, s15, s11
 800a5aa:	eea7 7a86 	vfma.f32	s14, s15, s12
 800a5ae:	eee7 6a87 	vfma.f32	s13, s15, s14
 800a5b2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a5b6:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800a5ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800a5be:	eee7 0aa6 	vfma.f32	s1, s15, s13
 800a5c2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a5c6:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a5ca:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a5ce:	4770      	bx	lr
 800a5d0:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a5d4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800a64c <__kernel_cosf+0xe4>
 800a5d8:	ed9f 5a1d 	vldr	s10, [pc, #116]	@ 800a650 <__kernel_cosf+0xe8>
 800a5dc:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a654 <__kernel_cosf+0xec>
 800a5e0:	ed9f 6a1d 	vldr	s12, [pc, #116]	@ 800a658 <__kernel_cosf+0xf0>
 800a5e4:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800a65c <__kernel_cosf+0xf4>
 800a5e8:	4a1e      	ldr	r2, [pc, #120]	@ (800a664 <__kernel_cosf+0xfc>)
 800a5ea:	eea7 5a87 	vfma.f32	s10, s15, s14
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800a660 <__kernel_cosf+0xf8>
 800a5f4:	eee5 5a27 	vfma.f32	s11, s10, s15
 800a5f8:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800a5fc:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a600:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a604:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a608:	d9d5      	bls.n	800a5b6 <__kernel_cosf+0x4e>
 800a60a:	4a17      	ldr	r2, [pc, #92]	@ (800a668 <__kernel_cosf+0x100>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d814      	bhi.n	800a63a <__kernel_cosf+0xd2>
 800a610:	f103 437f 	add.w	r3, r3, #4278190080	@ 0xff000000
 800a614:	ee07 3a10 	vmov	s14, r3
 800a618:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800a61c:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a620:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800a624:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800a628:	ee97 7aa5 	vfnms.f32	s14, s15, s11
 800a62c:	eee7 0aa6 	vfma.f32	s1, s15, s13
 800a630:	ee37 7a60 	vsub.f32	s14, s14, s1
 800a634:	ee36 0a47 	vsub.f32	s0, s12, s14
 800a638:	4770      	bx	lr
 800a63a:	eeb6 6a07 	vmov.f32	s12, #103	@ 0x3f380000  0.7187500
 800a63e:	eeb5 7a02 	vmov.f32	s14, #82	@ 0x3e900000  0.2812500
 800a642:	e7ed      	b.n	800a620 <__kernel_cosf+0xb8>
 800a644:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a648:	4770      	bx	lr
 800a64a:	bf00      	nop
 800a64c:	ad47d74e 	.word	0xad47d74e
 800a650:	310f74f6 	.word	0x310f74f6
 800a654:	b493f27c 	.word	0xb493f27c
 800a658:	37d00d01 	.word	0x37d00d01
 800a65c:	3d2aaaab 	.word	0x3d2aaaab
 800a660:	bab60b61 	.word	0xbab60b61
 800a664:	3e999999 	.word	0x3e999999
 800a668:	3f480000 	.word	0x3f480000

0800a66c <__kernel_sinf>:
 800a66c:	ee10 3a10 	vmov	r3, s0
 800a670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a674:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a678:	d204      	bcs.n	800a684 <__kernel_sinf+0x18>
 800a67a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a67e:	ee17 3a90 	vmov	r3, s15
 800a682:	b35b      	cbz	r3, 800a6dc <__kernel_sinf+0x70>
 800a684:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a688:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800a6e0 <__kernel_sinf+0x74>
 800a68c:	eddf 5a15 	vldr	s11, [pc, #84]	@ 800a6e4 <__kernel_sinf+0x78>
 800a690:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800a6e8 <__kernel_sinf+0x7c>
 800a694:	eddf 6a15 	vldr	s13, [pc, #84]	@ 800a6ec <__kernel_sinf+0x80>
 800a698:	eee7 5a87 	vfma.f32	s11, s15, s14
 800a69c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800a6f0 <__kernel_sinf+0x84>
 800a6a0:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800a6a4:	ee20 5a27 	vmul.f32	s10, s0, s15
 800a6a8:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a6ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a6b0:	b930      	cbnz	r0, 800a6c0 <__kernel_sinf+0x54>
 800a6b2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800a6f4 <__kernel_sinf+0x88>
 800a6b6:	eee7 6a87 	vfma.f32	s13, s15, s14
 800a6ba:	eea6 0a85 	vfma.f32	s0, s13, s10
 800a6be:	4770      	bx	lr
 800a6c0:	ee27 7a45 	vnmul.f32	s14, s14, s10
 800a6c4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800a6c8:	eea0 7aa6 	vfma.f32	s14, s1, s13
 800a6cc:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 800a6f8 <__kernel_sinf+0x8c>
 800a6d0:	eed7 0a27 	vfnms.f32	s1, s14, s15
 800a6d4:	eee5 0a26 	vfma.f32	s1, s10, s13
 800a6d8:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	2f2ec9d3 	.word	0x2f2ec9d3
 800a6e4:	b2d72f34 	.word	0xb2d72f34
 800a6e8:	3638ef1b 	.word	0x3638ef1b
 800a6ec:	b9500d01 	.word	0xb9500d01
 800a6f0:	3c088889 	.word	0x3c088889
 800a6f4:	be2aaaab 	.word	0xbe2aaaab
 800a6f8:	3e2aaaab 	.word	0x3e2aaaab

0800a6fc <__ieee754_rem_pio2f>:
 800a6fc:	b570      	push	{r4, r5, r6, lr}
 800a6fe:	ee10 3a10 	vmov	r3, s0
 800a702:	4a8b      	ldr	r2, [pc, #556]	@ (800a930 <__ieee754_rem_pio2f+0x234>)
 800a704:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 800a708:	4294      	cmp	r4, r2
 800a70a:	b086      	sub	sp, #24
 800a70c:	4605      	mov	r5, r0
 800a70e:	d971      	bls.n	800a7f4 <__ieee754_rem_pio2f+0xf8>
 800a710:	4a88      	ldr	r2, [pc, #544]	@ (800a934 <__ieee754_rem_pio2f+0x238>)
 800a712:	4294      	cmp	r4, r2
 800a714:	461e      	mov	r6, r3
 800a716:	d824      	bhi.n	800a762 <__ieee754_rem_pio2f+0x66>
 800a718:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	eddf 7a86 	vldr	s15, [pc, #536]	@ 800a938 <__ieee754_rem_pio2f+0x23c>
 800a722:	4986      	ldr	r1, [pc, #536]	@ (800a93c <__ieee754_rem_pio2f+0x240>)
 800a724:	f022 020f 	bic.w	r2, r2, #15
 800a728:	eeb0 7a40 	vmov.f32	s14, s0
 800a72c:	f340 80e6 	ble.w	800a8fc <__ieee754_rem_pio2f+0x200>
 800a730:	428a      	cmp	r2, r1
 800a732:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a736:	bf09      	itett	eq
 800a738:	ed9f 7a81 	vldreq	s14, [pc, #516]	@ 800a940 <__ieee754_rem_pio2f+0x244>
 800a73c:	eddf 6a81 	vldrne	s13, [pc, #516]	@ 800a944 <__ieee754_rem_pio2f+0x248>
 800a740:	eddf 6a81 	vldreq	s13, [pc, #516]	@ 800a948 <__ieee754_rem_pio2f+0x24c>
 800a744:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a748:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800a74c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a750:	ed80 7a00 	vstr	s14, [r0]
 800a754:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a758:	edc0 7a01 	vstr	s15, [r0, #4]
 800a75c:	2001      	movs	r0, #1
 800a75e:	b006      	add	sp, #24
 800a760:	bd70      	pop	{r4, r5, r6, pc}
 800a762:	4a7a      	ldr	r2, [pc, #488]	@ (800a94c <__ieee754_rem_pio2f+0x250>)
 800a764:	4294      	cmp	r4, r2
 800a766:	d953      	bls.n	800a810 <__ieee754_rem_pio2f+0x114>
 800a768:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800a76c:	d249      	bcs.n	800a802 <__ieee754_rem_pio2f+0x106>
 800a76e:	15e2      	asrs	r2, r4, #23
 800a770:	3a86      	subs	r2, #134	@ 0x86
 800a772:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800a776:	ee07 3a90 	vmov	s15, r3
 800a77a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a77e:	eddf 6a74 	vldr	s13, [pc, #464]	@ 800a950 <__ieee754_rem_pio2f+0x254>
 800a782:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a786:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a78a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a78e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a792:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a796:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a79a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a79e:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a7a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a7a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a7aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ae:	edcd 7a05 	vstr	s15, [sp, #20]
 800a7b2:	f040 808e 	bne.w	800a8d2 <__ieee754_rem_pio2f+0x1d6>
 800a7b6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7be:	f040 808a 	bne.w	800a8d6 <__ieee754_rem_pio2f+0x1da>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	4963      	ldr	r1, [pc, #396]	@ (800a954 <__ieee754_rem_pio2f+0x258>)
 800a7c6:	9101      	str	r1, [sp, #4]
 800a7c8:	2102      	movs	r1, #2
 800a7ca:	9100      	str	r1, [sp, #0]
 800a7cc:	a803      	add	r0, sp, #12
 800a7ce:	4629      	mov	r1, r5
 800a7d0:	f000 f8d2 	bl	800a978 <__kernel_rem_pio2f>
 800a7d4:	2e00      	cmp	r6, #0
 800a7d6:	dac2      	bge.n	800a75e <__ieee754_rem_pio2f+0x62>
 800a7d8:	ed95 7a00 	vldr	s14, [r5]
 800a7dc:	edd5 7a01 	vldr	s15, [r5, #4]
 800a7e0:	eeb1 7a47 	vneg.f32	s14, s14
 800a7e4:	eef1 7a67 	vneg.f32	s15, s15
 800a7e8:	ed85 7a00 	vstr	s14, [r5]
 800a7ec:	edc5 7a01 	vstr	s15, [r5, #4]
 800a7f0:	4240      	negs	r0, r0
 800a7f2:	e7b4      	b.n	800a75e <__ieee754_rem_pio2f+0x62>
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	ed85 0a00 	vstr	s0, [r5]
 800a7fa:	6042      	str	r2, [r0, #4]
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	b006      	add	sp, #24
 800a800:	bd70      	pop	{r4, r5, r6, pc}
 800a802:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a806:	edc0 7a01 	vstr	s15, [r0, #4]
 800a80a:	edc0 7a00 	vstr	s15, [r0]
 800a80e:	e7f5      	b.n	800a7fc <__ieee754_rem_pio2f+0x100>
 800a810:	f000 f8aa 	bl	800a968 <fabsf>
 800a814:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800a958 <__ieee754_rem_pio2f+0x25c>
 800a818:	ed9f 6a47 	vldr	s12, [pc, #284]	@ 800a938 <__ieee754_rem_pio2f+0x23c>
 800a81c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a820:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a824:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800a944 <__ieee754_rem_pio2f+0x248>
 800a828:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a82c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a830:	ee17 0a90 	vmov	r0, s15
 800a834:	eea6 0ac6 	vfms.f32	s0, s13, s12
 800a838:	281f      	cmp	r0, #31
 800a83a:	ee66 7a87 	vmul.f32	s15, s13, s14
 800a83e:	eeb1 6a66 	vneg.f32	s12, s13
 800a842:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a846:	dc1e      	bgt.n	800a886 <__ieee754_rem_pio2f+0x18a>
 800a848:	4a44      	ldr	r2, [pc, #272]	@ (800a95c <__ieee754_rem_pio2f+0x260>)
 800a84a:	1e41      	subs	r1, r0, #1
 800a84c:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a850:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a854:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a858:	4293      	cmp	r3, r2
 800a85a:	d014      	beq.n	800a886 <__ieee754_rem_pio2f+0x18a>
 800a85c:	ed85 7a00 	vstr	s14, [r5]
 800a860:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a864:	2e00      	cmp	r6, #0
 800a866:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a86a:	ed85 0a01 	vstr	s0, [r5, #4]
 800a86e:	f6bf af76 	bge.w	800a75e <__ieee754_rem_pio2f+0x62>
 800a872:	eeb1 7a47 	vneg.f32	s14, s14
 800a876:	eeb1 0a40 	vneg.f32	s0, s0
 800a87a:	ed85 7a00 	vstr	s14, [r5]
 800a87e:	ed85 0a01 	vstr	s0, [r5, #4]
 800a882:	4240      	negs	r0, r0
 800a884:	e76b      	b.n	800a75e <__ieee754_rem_pio2f+0x62>
 800a886:	ee17 3a10 	vmov	r3, s14
 800a88a:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 800a88e:	ebc3 53d4 	rsb	r3, r3, r4, lsr #23
 800a892:	2b08      	cmp	r3, #8
 800a894:	ea4f 52e4 	mov.w	r2, r4, asr #23
 800a898:	dde0      	ble.n	800a85c <__ieee754_rem_pio2f+0x160>
 800a89a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800a940 <__ieee754_rem_pio2f+0x244>
 800a89e:	ed9f 5a2a 	vldr	s10, [pc, #168]	@ 800a948 <__ieee754_rem_pio2f+0x24c>
 800a8a2:	eef0 5a40 	vmov.f32	s11, s0
 800a8a6:	eee6 5a07 	vfma.f32	s11, s12, s14
 800a8aa:	ee70 7a65 	vsub.f32	s15, s0, s11
 800a8ae:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a8b2:	eed6 7a85 	vfnms.f32	s15, s13, s10
 800a8b6:	ee35 7ae7 	vsub.f32	s14, s11, s15
 800a8ba:	ee17 3a10 	vmov	r3, s14
 800a8be:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 800a8c2:	1ad2      	subs	r2, r2, r3
 800a8c4:	2a19      	cmp	r2, #25
 800a8c6:	dc08      	bgt.n	800a8da <__ieee754_rem_pio2f+0x1de>
 800a8c8:	eeb0 0a65 	vmov.f32	s0, s11
 800a8cc:	ed85 7a00 	vstr	s14, [r5]
 800a8d0:	e7c6      	b.n	800a860 <__ieee754_rem_pio2f+0x164>
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	e776      	b.n	800a7c4 <__ieee754_rem_pio2f+0xc8>
 800a8d6:	2302      	movs	r3, #2
 800a8d8:	e774      	b.n	800a7c4 <__ieee754_rem_pio2f+0xc8>
 800a8da:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800a960 <__ieee754_rem_pio2f+0x264>
 800a8de:	ed9f 5a21 	vldr	s10, [pc, #132]	@ 800a964 <__ieee754_rem_pio2f+0x268>
 800a8e2:	eeb0 0a65 	vmov.f32	s0, s11
 800a8e6:	eea6 0a07 	vfma.f32	s0, s12, s14
 800a8ea:	ee75 7ac0 	vsub.f32	s15, s11, s0
 800a8ee:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a8f2:	eed6 7a85 	vfnms.f32	s15, s13, s10
 800a8f6:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a8fa:	e7af      	b.n	800a85c <__ieee754_rem_pio2f+0x160>
 800a8fc:	428a      	cmp	r2, r1
 800a8fe:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a902:	bf09      	itett	eq
 800a904:	ed9f 7a0e 	vldreq	s14, [pc, #56]	@ 800a940 <__ieee754_rem_pio2f+0x244>
 800a908:	eddf 6a0e 	vldrne	s13, [pc, #56]	@ 800a944 <__ieee754_rem_pio2f+0x248>
 800a90c:	eddf 6a0e 	vldreq	s13, [pc, #56]	@ 800a948 <__ieee754_rem_pio2f+0x24c>
 800a910:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a914:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a918:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a91c:	ed80 7a00 	vstr	s14, [r0]
 800a920:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a924:	edc0 7a01 	vstr	s15, [r0, #4]
 800a928:	f04f 30ff 	mov.w	r0, #4294967295
 800a92c:	e717      	b.n	800a75e <__ieee754_rem_pio2f+0x62>
 800a92e:	bf00      	nop
 800a930:	3f490fd8 	.word	0x3f490fd8
 800a934:	4016cbe3 	.word	0x4016cbe3
 800a938:	3fc90f80 	.word	0x3fc90f80
 800a93c:	3fc90fd0 	.word	0x3fc90fd0
 800a940:	37354400 	.word	0x37354400
 800a944:	37354443 	.word	0x37354443
 800a948:	2e85a308 	.word	0x2e85a308
 800a94c:	43490f80 	.word	0x43490f80
 800a950:	43800000 	.word	0x43800000
 800a954:	0800b274 	.word	0x0800b274
 800a958:	3f22f984 	.word	0x3f22f984
 800a95c:	0800b1f4 	.word	0x0800b1f4
 800a960:	2e85a300 	.word	0x2e85a300
 800a964:	248d3132 	.word	0x248d3132

0800a968 <fabsf>:
 800a968:	ee10 3a10 	vmov	r3, s0
 800a96c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a970:	ee00 3a10 	vmov	s0, r3
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop

0800a978 <__kernel_rem_pio2f>:
 800a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97c:	ed2d 8b04 	vpush	{d8-d9}
 800a980:	b0db      	sub	sp, #364	@ 0x16c
 800a982:	461c      	mov	r4, r3
 800a984:	4694      	mov	ip, r2
 800a986:	9303      	str	r3, [sp, #12]
 800a988:	460a      	mov	r2, r1
 800a98a:	4bba      	ldr	r3, [pc, #744]	@ (800ac74 <__kernel_rem_pio2f+0x2fc>)
 800a98c:	9968      	ldr	r1, [sp, #416]	@ 0x1a0
 800a98e:	f11c 0f04 	cmn.w	ip, #4
 800a992:	f853 7021 	ldr.w	r7, [r3, r1, lsl #2]
 800a996:	4682      	mov	sl, r0
 800a998:	f104 39ff 	add.w	r9, r4, #4294967295
 800a99c:	f2c0 8256 	blt.w	800ae4c <__kernel_rem_pio2f+0x4d4>
 800a9a0:	f1bc 0303 	subs.w	r3, ip, #3
 800a9a4:	bf48      	it	mi
 800a9a6:	f10c 0304 	addmi.w	r3, ip, #4
 800a9aa:	10db      	asrs	r3, r3, #3
 800a9ac:	9302      	str	r3, [sp, #8]
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	ea4f 0ec3 	mov.w	lr, r3, lsl #3
 800a9b4:	ebac 030e 	sub.w	r3, ip, lr
 800a9b8:	9305      	str	r3, [sp, #20]
 800a9ba:	9b02      	ldr	r3, [sp, #8]
 800a9bc:	eb17 0009 	adds.w	r0, r7, r9
 800a9c0:	eba3 0309 	sub.w	r3, r3, r9
 800a9c4:	d416      	bmi.n	800a9f4 <__kernel_rem_pio2f+0x7c>
 800a9c6:	3001      	adds	r0, #1
 800a9c8:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 800ac78 <__kernel_rem_pio2f+0x300>
 800a9cc:	9c69      	ldr	r4, [sp, #420]	@ 0x1a4
 800a9ce:	4418      	add	r0, r3
 800a9d0:	a91e      	add	r1, sp, #120	@ 0x78
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	bfa4      	itt	ge
 800a9d6:	f854 5023 	ldrge.w	r5, [r4, r3, lsl #2]
 800a9da:	ee07 5a90 	vmovge	s15, r5
 800a9de:	f103 0301 	add.w	r3, r3, #1
 800a9e2:	bfac      	ite	ge
 800a9e4:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 800a9e8:	eef0 7a47 	vmovlt.f32	s15, s14
 800a9ec:	4283      	cmp	r3, r0
 800a9ee:	ece1 7a01 	vstmia	r1!, {s15}
 800a9f2:	d1ee      	bne.n	800a9d2 <__kernel_rem_pio2f+0x5a>
 800a9f4:	2f00      	cmp	r7, #0
 800a9f6:	f2c0 82e2 	blt.w	800afbe <__kernel_rem_pio2f+0x646>
 800a9fa:	9903      	ldr	r1, [sp, #12]
 800a9fc:	a81e      	add	r0, sp, #120	@ 0x78
 800a9fe:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800aa02:	ea4f 0881 	mov.w	r8, r1, lsl #2
 800aa06:	187e      	adds	r6, r7, r1
 800aa08:	2300      	movs	r3, #0
 800aa0a:	ad46      	add	r5, sp, #280	@ 0x118
 800aa0c:	464c      	mov	r4, r9
 800aa0e:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800aa12:	f1b9 0f00 	cmp.w	r9, #0
 800aa16:	f280 80c8 	bge.w	800abaa <__kernel_rem_pio2f+0x232>
 800aa1a:	3401      	adds	r4, #1
 800aa1c:	42b4      	cmp	r4, r6
 800aa1e:	f845 3b04 	str.w	r3, [r5], #4
 800aa22:	f100 0004 	add.w	r0, r0, #4
 800aa26:	d1f4      	bne.n	800aa12 <__kernel_rem_pio2f+0x9a>
 800aa28:	f10d 0b28 	add.w	fp, sp, #40	@ 0x28
 800aa2c:	eb0b 0387 	add.w	r3, fp, r7, lsl #2
 800aa30:	e9cd 2e06 	strd	r2, lr, [sp, #24]
 800aa34:	3b04      	subs	r3, #4
 800aa36:	ed9f 9a92 	vldr	s18, [pc, #584]	@ 800ac80 <__kernel_rem_pio2f+0x308>
 800aa3a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800ac7c <__kernel_rem_pio2f+0x304>
 800aa3e:	9805      	ldr	r0, [sp, #20]
 800aa40:	9304      	str	r3, [sp, #16]
 800aa42:	eb0a 0408 	add.w	r4, sl, r8
 800aa46:	ae46      	add	r6, sp, #280	@ 0x118
 800aa48:	eb0b 0887 	add.w	r8, fp, r7, lsl #2
 800aa4c:	9700      	str	r7, [sp, #0]
 800aa4e:	f8cd c020 	str.w	ip, [sp, #32]
 800aa52:	eb0d 0387 	add.w	r3, sp, r7, lsl #2
 800aa56:	2f00      	cmp	r7, #0
 800aa58:	ed93 0a46 	vldr	s0, [r3, #280]	@ 0x118
 800aa5c:	ea4f 0587 	mov.w	r5, r7, lsl #2
 800aa60:	dd15      	ble.n	800aa8e <__kernel_rem_pio2f+0x116>
 800aa62:	1973      	adds	r3, r6, r5
 800aa64:	465a      	mov	r2, fp
 800aa66:	ee60 7a09 	vmul.f32	s15, s0, s18
 800aa6a:	eeb0 7a40 	vmov.f32	s14, s0
 800aa6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa72:	ed73 6a01 	vldmdb	r3!, {s13}
 800aa76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa7a:	42b3      	cmp	r3, r6
 800aa7c:	eea7 7ae8 	vfms.f32	s14, s15, s17
 800aa80:	ee37 0aa6 	vadd.f32	s0, s15, s13
 800aa84:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800aa88:	eca2 7a01 	vstmia	r2!, {s14}
 800aa8c:	d1eb      	bne.n	800aa66 <__kernel_rem_pio2f+0xee>
 800aa8e:	9001      	str	r0, [sp, #4]
 800aa90:	f000 fab8 	bl	800b004 <scalbnf>
 800aa94:	eef4 7a00 	vmov.f32	s15, #64	@ 0x3e000000  0.125
 800aa98:	eeb0 8a40 	vmov.f32	s16, s0
 800aa9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800aaa0:	f000 fb1e 	bl	800b0e0 <floorf>
 800aaa4:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800aaa8:	eea0 8a67 	vfms.f32	s16, s0, s15
 800aaac:	9801      	ldr	r0, [sp, #4]
 800aaae:	2800      	cmp	r0, #0
 800aab0:	eefd 9ac8 	vcvt.s32.f32	s19, s16
 800aab4:	eef8 7ae9 	vcvt.f32.s32	s15, s19
 800aab8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800aabc:	f340 8082 	ble.w	800abc4 <__kernel_rem_pio2f+0x24c>
 800aac0:	1e79      	subs	r1, r7, #1
 800aac2:	f1c0 0308 	rsb	r3, r0, #8
 800aac6:	f85b e021 	ldr.w	lr, [fp, r1, lsl #2]
 800aaca:	fa4e fc03 	asr.w	ip, lr, r3
 800aace:	fa0c f303 	lsl.w	r3, ip, r3
 800aad2:	ebae 0e03 	sub.w	lr, lr, r3
 800aad6:	f1c0 0207 	rsb	r2, r0, #7
 800aada:	ee19 3a90 	vmov	r3, s19
 800aade:	fa4e f202 	asr.w	r2, lr, r2
 800aae2:	4463      	add	r3, ip
 800aae4:	2a00      	cmp	r2, #0
 800aae6:	ee09 3a90 	vmov	s19, r3
 800aaea:	f84b e021 	str.w	lr, [fp, r1, lsl #2]
 800aaee:	f300 80af 	bgt.w	800ac50 <__kernel_rem_pio2f+0x2d8>
 800aaf2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800aaf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aafa:	d174      	bne.n	800abe6 <__kernel_rem_pio2f+0x26e>
 800aafc:	9b00      	ldr	r3, [sp, #0]
 800aafe:	429f      	cmp	r7, r3
 800ab00:	dd0a      	ble.n	800ab18 <__kernel_rem_pio2f+0x1a0>
 800ab02:	445d      	add	r5, fp
 800ab04:	2300      	movs	r3, #0
 800ab06:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 800ab0a:	4545      	cmp	r5, r8
 800ab0c:	ea43 0301 	orr.w	r3, r3, r1
 800ab10:	d1f9      	bne.n	800ab06 <__kernel_rem_pio2f+0x18e>
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	f040 8102 	bne.w	800ad1c <__kernel_rem_pio2f+0x3a4>
 800ab18:	9b00      	ldr	r3, [sp, #0]
 800ab1a:	3b01      	subs	r3, #1
 800ab1c:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
 800ab20:	1c7b      	adds	r3, r7, #1
 800ab22:	469c      	mov	ip, r3
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	f040 80f7 	bne.w	800ad18 <__kernel_rem_pio2f+0x3a0>
 800ab2a:	9a04      	ldr	r2, [sp, #16]
 800ab2c:	2101      	movs	r1, #1
 800ab2e:	f852 5d04 	ldr.w	r5, [r2, #-4]!
 800ab32:	3101      	adds	r1, #1
 800ab34:	2d00      	cmp	r5, #0
 800ab36:	d0fa      	beq.n	800ab2e <__kernel_rem_pio2f+0x1b6>
 800ab38:	4439      	add	r1, r7
 800ab3a:	9d02      	ldr	r5, [sp, #8]
 800ab3c:	9a03      	ldr	r2, [sp, #12]
 800ab3e:	eb05 0e03 	add.w	lr, r5, r3
 800ab42:	f10e 4e80 	add.w	lr, lr, #1073741824	@ 0x40000000
 800ab46:	9d69      	ldr	r5, [sp, #420]	@ 0x1a4
 800ab48:	f10e 3eff 	add.w	lr, lr, #4294967295
 800ab4c:	443a      	add	r2, r7
 800ab4e:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 800ab52:	ad1e      	add	r5, sp, #120	@ 0x78
 800ab54:	eb06 0783 	add.w	r7, r6, r3, lsl #2
 800ab58:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 800ab5c:	edde 7a01 	vldr	s15, [lr, #4]
 800ab60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab64:	f1b9 0f00 	cmp.w	r9, #0
 800ab68:	f10e 0e04 	add.w	lr, lr, #4
 800ab6c:	ece5 7a01 	vstmia	r5!, {s15}
 800ab70:	eddf 7a41 	vldr	s15, [pc, #260]	@ 800ac78 <__kernel_rem_pio2f+0x300>
 800ab74:	db09      	blt.n	800ab8a <__kernel_rem_pio2f+0x212>
 800ab76:	462a      	mov	r2, r5
 800ab78:	4653      	mov	r3, sl
 800ab7a:	ecf3 6a01 	vldmia	r3!, {s13}
 800ab7e:	ed32 7a01 	vldmdb	r2!, {s14}
 800ab82:	42a3      	cmp	r3, r4
 800ab84:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ab88:	d1f7      	bne.n	800ab7a <__kernel_rem_pio2f+0x202>
 800ab8a:	f10c 0c01 	add.w	ip, ip, #1
 800ab8e:	458c      	cmp	ip, r1
 800ab90:	ece7 7a01 	vstmia	r7!, {s15}
 800ab94:	dde2      	ble.n	800ab5c <__kernel_rem_pio2f+0x1e4>
 800ab96:	460f      	mov	r7, r1
 800ab98:	e75b      	b.n	800aa52 <__kernel_rem_pio2f+0xda>
 800ab9a:	3401      	adds	r4, #1
 800ab9c:	42b4      	cmp	r4, r6
 800ab9e:	ece5 7a01 	vstmia	r5!, {s15}
 800aba2:	f100 0004 	add.w	r0, r0, #4
 800aba6:	f43f af3f 	beq.w	800aa28 <__kernel_rem_pio2f+0xb0>
 800abaa:	eddf 7a33 	vldr	s15, [pc, #204]	@ 800ac78 <__kernel_rem_pio2f+0x300>
 800abae:	4683      	mov	fp, r0
 800abb0:	4653      	mov	r3, sl
 800abb2:	ecf3 6a01 	vldmia	r3!, {s13}
 800abb6:	ed3b 7a01 	vldmdb	fp!, {s14}
 800abba:	428b      	cmp	r3, r1
 800abbc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800abc0:	d1f7      	bne.n	800abb2 <__kernel_rem_pio2f+0x23a>
 800abc2:	e7ea      	b.n	800ab9a <__kernel_rem_pio2f+0x222>
 800abc4:	f000 8091 	beq.w	800acea <__kernel_rem_pio2f+0x372>
 800abc8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800abcc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800abd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abd4:	f280 8129 	bge.w	800ae2a <__kernel_rem_pio2f+0x4b2>
 800abd8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800abdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abe0:	f04f 0200 	mov.w	r2, #0
 800abe4:	d08a      	beq.n	800aafc <__kernel_rem_pio2f+0x184>
 800abe6:	4692      	mov	sl, r2
 800abe8:	e9dd 2e06 	ldrd	r2, lr, [sp, #24]
 800abec:	f8dd c020 	ldr.w	ip, [sp, #32]
 800abf0:	9701      	str	r7, [sp, #4]
 800abf2:	ebae 000c 	sub.w	r0, lr, ip
 800abf6:	eeb0 0a48 	vmov.f32	s0, s16
 800abfa:	9f00      	ldr	r7, [sp, #0]
 800abfc:	9200      	str	r2, [sp, #0]
 800abfe:	f000 fa01 	bl	800b004 <scalbnf>
 800ac02:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ac7c <__kernel_rem_pio2f+0x304>
 800ac06:	eeb4 0ae6 	vcmpe.f32	s0, s13
 800ac0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac12:	eef0 7a40 	vmov.f32	s15, s0
 800ac16:	f2c0 819c 	blt.w	800af52 <__kernel_rem_pio2f+0x5da>
 800ac1a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800ac80 <__kernel_rem_pio2f+0x308>
 800ac1e:	9905      	ldr	r1, [sp, #20]
 800ac20:	ee20 7a07 	vmul.f32	s14, s0, s14
 800ac24:	3108      	adds	r1, #8
 800ac26:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800ac2a:	9105      	str	r1, [sp, #20]
 800ac2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ac30:	1c5c      	adds	r4, r3, #1
 800ac32:	eee7 7a66 	vfms.f32	s15, s14, s13
 800ac36:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800ac3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ac3e:	ee17 1a90 	vmov	r1, s15
 800ac42:	f84b 1023 	str.w	r1, [fp, r3, lsl #2]
 800ac46:	ee17 3a10 	vmov	r3, s14
 800ac4a:	f84b 3024 	str.w	r3, [fp, r4, lsl #2]
 800ac4e:	e07e      	b.n	800ad4e <__kernel_rem_pio2f+0x3d6>
 800ac50:	3301      	adds	r3, #1
 800ac52:	2f00      	cmp	r7, #0
 800ac54:	ee09 3a90 	vmov	s19, r3
 800ac58:	f340 819d 	ble.w	800af96 <__kernel_rem_pio2f+0x61e>
 800ac5c:	4659      	mov	r1, fp
 800ac5e:	f04f 0e00 	mov.w	lr, #0
 800ac62:	f851 3b04 	ldr.w	r3, [r1], #4
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d039      	beq.n	800acde <__kernel_rem_pio2f+0x366>
 800ac6a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800ac6e:	f841 3c04 	str.w	r3, [r1, #-4]
 800ac72:	e00c      	b.n	800ac8e <__kernel_rem_pio2f+0x316>
 800ac74:	0800b5b8 	.word	0x0800b5b8
 800ac78:	00000000 	.word	0x00000000
 800ac7c:	43800000 	.word	0x43800000
 800ac80:	3b800000 	.word	0x3b800000
 800ac84:	680b      	ldr	r3, [r1, #0]
 800ac86:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800ac8a:	f841 3b04 	str.w	r3, [r1], #4
 800ac8e:	f10e 0e01 	add.w	lr, lr, #1
 800ac92:	4577      	cmp	r7, lr
 800ac94:	dcf6      	bgt.n	800ac84 <__kernel_rem_pio2f+0x30c>
 800ac96:	2301      	movs	r3, #1
 800ac98:	469e      	mov	lr, r3
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	dd0b      	ble.n	800acb6 <__kernel_rem_pio2f+0x33e>
 800ac9e:	2801      	cmp	r0, #1
 800aca0:	f000 80bb 	beq.w	800ae1a <__kernel_rem_pio2f+0x4a2>
 800aca4:	2802      	cmp	r0, #2
 800aca6:	d106      	bne.n	800acb6 <__kernel_rem_pio2f+0x33e>
 800aca8:	1e79      	subs	r1, r7, #1
 800acaa:	f85b 3021 	ldr.w	r3, [fp, r1, lsl #2]
 800acae:	f003 0c3f 	and.w	ip, r3, #63	@ 0x3f
 800acb2:	f84b c021 	str.w	ip, [fp, r1, lsl #2]
 800acb6:	2a02      	cmp	r2, #2
 800acb8:	f47f af1b 	bne.w	800aaf2 <__kernel_rem_pio2f+0x17a>
 800acbc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800acc0:	4673      	mov	r3, lr
 800acc2:	ee30 8a48 	vsub.f32	s16, s0, s16
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	f43f af13 	beq.w	800aaf2 <__kernel_rem_pio2f+0x17a>
 800accc:	9209      	str	r2, [sp, #36]	@ 0x24
 800acce:	9001      	str	r0, [sp, #4]
 800acd0:	f000 f998 	bl	800b004 <scalbnf>
 800acd4:	9801      	ldr	r0, [sp, #4]
 800acd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acd8:	ee38 8a40 	vsub.f32	s16, s16, s0
 800acdc:	e709      	b.n	800aaf2 <__kernel_rem_pio2f+0x17a>
 800acde:	f10e 0e01 	add.w	lr, lr, #1
 800ace2:	4577      	cmp	r7, lr
 800ace4:	dcbd      	bgt.n	800ac62 <__kernel_rem_pio2f+0x2ea>
 800ace6:	469e      	mov	lr, r3
 800ace8:	e7d7      	b.n	800ac9a <__kernel_rem_pio2f+0x322>
 800acea:	1e7b      	subs	r3, r7, #1
 800acec:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
 800acf0:	11d2      	asrs	r2, r2, #7
 800acf2:	2a00      	cmp	r2, #0
 800acf4:	f77f aefd 	ble.w	800aaf2 <__kernel_rem_pio2f+0x17a>
 800acf8:	ee19 3a90 	vmov	r3, s19
 800acfc:	2f00      	cmp	r7, #0
 800acfe:	f103 0301 	add.w	r3, r3, #1
 800ad02:	ee09 3a90 	vmov	s19, r3
 800ad06:	dca9      	bgt.n	800ac5c <__kernel_rem_pio2f+0x2e4>
 800ad08:	2a02      	cmp	r2, #2
 800ad0a:	f47f aef2 	bne.w	800aaf2 <__kernel_rem_pio2f+0x17a>
 800ad0e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ad12:	ee37 8ac8 	vsub.f32	s16, s15, s16
 800ad16:	e6ec      	b.n	800aaf2 <__kernel_rem_pio2f+0x17a>
 800ad18:	4619      	mov	r1, r3
 800ad1a:	e70e      	b.n	800ab3a <__kernel_rem_pio2f+0x1c2>
 800ad1c:	463b      	mov	r3, r7
 800ad1e:	4692      	mov	sl, r2
 800ad20:	e9dd 1205 	ldrd	r1, r2, [sp, #20]
 800ad24:	1e5c      	subs	r4, r3, #1
 800ad26:	f1a1 0008 	sub.w	r0, r1, #8
 800ad2a:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800ad2e:	9f00      	ldr	r7, [sp, #0]
 800ad30:	9005      	str	r0, [sp, #20]
 800ad32:	b961      	cbnz	r1, 800ad4e <__kernel_rem_pio2f+0x3d6>
 800ad34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 800ad3e:	4601      	mov	r1, r0
 800ad40:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800ad44:	3c01      	subs	r4, #1
 800ad46:	3908      	subs	r1, #8
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	d0f9      	beq.n	800ad40 <__kernel_rem_pio2f+0x3c8>
 800ad4c:	9105      	str	r1, [sp, #20]
 800ad4e:	9805      	ldr	r0, [sp, #20]
 800ad50:	9200      	str	r2, [sp, #0]
 800ad52:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ad56:	f000 f955 	bl	800b004 <scalbnf>
 800ad5a:	2c00      	cmp	r4, #0
 800ad5c:	9a00      	ldr	r2, [sp, #0]
 800ad5e:	eeb0 7a40 	vmov.f32	s14, s0
 800ad62:	f2c0 8122 	blt.w	800afaa <__kernel_rem_pio2f+0x632>
 800ad66:	1c60      	adds	r0, r4, #1
 800ad68:	ad46      	add	r5, sp, #280	@ 0x118
 800ad6a:	ed5f 6a3b 	vldr	s13, [pc, #-236]	@ 800ac80 <__kernel_rem_pio2f+0x308>
 800ad6e:	0081      	lsls	r1, r0, #2
 800ad70:	eb0b 0380 	add.w	r3, fp, r0, lsl #2
 800ad74:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800ad78:	ed73 7a01 	vldmdb	r3!, {s15}
 800ad7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad80:	455b      	cmp	r3, fp
 800ad82:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad86:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ad8a:	ed60 7a01 	vstmdb	r0!, {s15}
 800ad8e:	d1f3      	bne.n	800ad78 <__kernel_rem_pio2f+0x400>
 800ad90:	f10d 08c8 	add.w	r8, sp, #200	@ 0xc8
 800ad94:	1f0e      	subs	r6, r1, #4
 800ad96:	442e      	add	r6, r5
 800ad98:	46c6      	mov	lr, r8
 800ad9a:	46a4      	mov	ip, r4
 800ad9c:	2500      	movs	r5, #0
 800ad9e:	2f00      	cmp	r7, #0
 800ada0:	db7d      	blt.n	800ae9e <__kernel_rem_pio2f+0x526>
 800ada2:	f8df 925c 	ldr.w	r9, [pc, #604]	@ 800b000 <__kernel_rem_pio2f+0x688>
 800ada6:	eddf 7a95 	vldr	s15, [pc, #596]	@ 800affc <__kernel_rem_pio2f+0x684>
 800adaa:	4630      	mov	r0, r6
 800adac:	2300      	movs	r3, #0
 800adae:	e007      	b.n	800adc0 <__kernel_rem_pio2f+0x448>
 800adb0:	ecf9 6a01 	vldmia	r9!, {s13}
 800adb4:	ecb0 7a01 	vldmia	r0!, {s14}
 800adb8:	429f      	cmp	r7, r3
 800adba:	eee6 7a87 	vfma.f32	s15, s13, s14
 800adbe:	db03      	blt.n	800adc8 <__kernel_rem_pio2f+0x450>
 800adc0:	429d      	cmp	r5, r3
 800adc2:	f103 0301 	add.w	r3, r3, #1
 800adc6:	daf3      	bge.n	800adb0 <__kernel_rem_pio2f+0x438>
 800adc8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800adcc:	f1bc 3fff 	cmp.w	ip, #4294967295
 800add0:	ecee 7a01 	vstmia	lr!, {s15}
 800add4:	f105 0501 	add.w	r5, r5, #1
 800add8:	f1a6 0604 	sub.w	r6, r6, #4
 800addc:	d1e1      	bne.n	800ada2 <__kernel_rem_pio2f+0x42a>
 800adde:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
 800ade0:	2b02      	cmp	r3, #2
 800ade2:	dc6a      	bgt.n	800aeba <__kernel_rem_pio2f+0x542>
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	dc36      	bgt.n	800ae56 <__kernel_rem_pio2f+0x4de>
 800ade8:	d10e      	bne.n	800ae08 <__kernel_rem_pio2f+0x490>
 800adea:	eddf 7a84 	vldr	s15, [pc, #528]	@ 800affc <__kernel_rem_pio2f+0x684>
 800adee:	4441      	add	r1, r8
 800adf0:	ed31 7a01 	vldmdb	r1!, {s14}
 800adf4:	4588      	cmp	r8, r1
 800adf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800adfa:	d1f9      	bne.n	800adf0 <__kernel_rem_pio2f+0x478>
 800adfc:	4653      	mov	r3, sl
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f040 80c6 	bne.w	800af90 <__kernel_rem_pio2f+0x618>
 800ae04:	edc2 7a00 	vstr	s15, [r2]
 800ae08:	ee19 3a90 	vmov	r3, s19
 800ae0c:	f003 0007 	and.w	r0, r3, #7
 800ae10:	b05b      	add	sp, #364	@ 0x16c
 800ae12:	ecbd 8b04 	vpop	{d8-d9}
 800ae16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae1a:	1e79      	subs	r1, r7, #1
 800ae1c:	f85b 3021 	ldr.w	r3, [fp, r1, lsl #2]
 800ae20:	f003 0c7f 	and.w	ip, r3, #127	@ 0x7f
 800ae24:	f84b c021 	str.w	ip, [fp, r1, lsl #2]
 800ae28:	e745      	b.n	800acb6 <__kernel_rem_pio2f+0x33e>
 800ae2a:	ee19 3a90 	vmov	r3, s19
 800ae2e:	2f00      	cmp	r7, #0
 800ae30:	f103 0301 	add.w	r3, r3, #1
 800ae34:	ee09 3a90 	vmov	s19, r3
 800ae38:	bfc8      	it	gt
 800ae3a:	2202      	movgt	r2, #2
 800ae3c:	f73f af0e 	bgt.w	800ac5c <__kernel_rem_pio2f+0x2e4>
 800ae40:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ae44:	ee37 8ac8 	vsub.f32	s16, s15, s16
 800ae48:	2202      	movs	r2, #2
 800ae4a:	e652      	b.n	800aaf2 <__kernel_rem_pio2f+0x17a>
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	f04f 0e08 	mov.w	lr, #8
 800ae52:	9302      	str	r3, [sp, #8]
 800ae54:	e5ae      	b.n	800a9b4 <__kernel_rem_pio2f+0x3c>
 800ae56:	eddd 7a32 	vldr	s15, [sp, #200]	@ 0xc8
 800ae5a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800affc <__kernel_rem_pio2f+0x684>
 800ae5e:	4441      	add	r1, r8
 800ae60:	ed71 6a01 	vldmdb	r1!, {s13}
 800ae64:	4588      	cmp	r8, r1
 800ae66:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ae6a:	d1f9      	bne.n	800ae60 <__kernel_rem_pio2f+0x4e8>
 800ae6c:	4653      	mov	r3, sl
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f040 8084 	bne.w	800af7c <__kernel_rem_pio2f+0x604>
 800ae74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae78:	ed82 7a00 	vstr	s14, [r2]
 800ae7c:	b164      	cbz	r4, 800ae98 <__kernel_rem_pio2f+0x520>
 800ae7e:	a933      	add	r1, sp, #204	@ 0xcc
 800ae80:	2301      	movs	r3, #1
 800ae82:	ecb1 7a01 	vldmia	r1!, {s14}
 800ae86:	3301      	adds	r3, #1
 800ae88:	429c      	cmp	r4, r3
 800ae8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae8e:	daf8      	bge.n	800ae82 <__kernel_rem_pio2f+0x50a>
 800ae90:	4653      	mov	r3, sl
 800ae92:	b10b      	cbz	r3, 800ae98 <__kernel_rem_pio2f+0x520>
 800ae94:	eef1 7a67 	vneg.f32	s15, s15
 800ae98:	edc2 7a01 	vstr	s15, [r2, #4]
 800ae9c:	e7b4      	b.n	800ae08 <__kernel_rem_pio2f+0x490>
 800ae9e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aea2:	2300      	movs	r3, #0
 800aea4:	f1bc 3fff 	cmp.w	ip, #4294967295
 800aea8:	f84e 3b04 	str.w	r3, [lr], #4
 800aeac:	f105 0501 	add.w	r5, r5, #1
 800aeb0:	f1a6 0604 	sub.w	r6, r6, #4
 800aeb4:	f47f af73 	bne.w	800ad9e <__kernel_rem_pio2f+0x426>
 800aeb8:	e791      	b.n	800adde <__kernel_rem_pio2f+0x466>
 800aeba:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
 800aebc:	2b03      	cmp	r3, #3
 800aebe:	d1a3      	bne.n	800ae08 <__kernel_rem_pio2f+0x490>
 800aec0:	2c00      	cmp	r4, #0
 800aec2:	f000 808c 	beq.w	800afde <__kernel_rem_pio2f+0x666>
 800aec6:	eb08 0584 	add.w	r5, r8, r4, lsl #2
 800aeca:	ed95 7a00 	vldr	s14, [r5]
 800aece:	00a0      	lsls	r0, r4, #2
 800aed0:	462b      	mov	r3, r5
 800aed2:	4629      	mov	r1, r5
 800aed4:	ed71 7a01 	vldmdb	r1!, {s15}
 800aed8:	eef0 6a47 	vmov.f32	s13, s14
 800aedc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aee0:	4588      	cmp	r8, r1
 800aee2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aee6:	ed81 7a00 	vstr	s14, [r1]
 800aeea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeee:	edc1 7a01 	vstr	s15, [r1, #4]
 800aef2:	d1ef      	bne.n	800aed4 <__kernel_rem_pio2f+0x55c>
 800aef4:	2c01      	cmp	r4, #1
 800aef6:	d072      	beq.n	800afde <__kernel_rem_pio2f+0x666>
 800aef8:	ed95 7a00 	vldr	s14, [r5]
 800aefc:	f108 0104 	add.w	r1, r8, #4
 800af00:	ed73 7a01 	vldmdb	r3!, {s15}
 800af04:	eef0 6a47 	vmov.f32	s13, s14
 800af08:	ee37 7a27 	vadd.f32	s14, s14, s15
 800af0c:	4299      	cmp	r1, r3
 800af0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af12:	ed83 7a00 	vstr	s14, [r3]
 800af16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af1a:	edc3 7a01 	vstr	s15, [r3, #4]
 800af1e:	d1ef      	bne.n	800af00 <__kernel_rem_pio2f+0x588>
 800af20:	1d03      	adds	r3, r0, #4
 800af22:	eddf 7a36 	vldr	s15, [pc, #216]	@ 800affc <__kernel_rem_pio2f+0x684>
 800af26:	4443      	add	r3, r8
 800af28:	f108 0808 	add.w	r8, r8, #8
 800af2c:	ed33 7a01 	vldmdb	r3!, {s14}
 800af30:	4598      	cmp	r8, r3
 800af32:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af36:	d1f9      	bne.n	800af2c <__kernel_rem_pio2f+0x5b4>
 800af38:	4653      	mov	r3, sl
 800af3a:	eddd 6a32 	vldr	s13, [sp, #200]	@ 0xc8
 800af3e:	ed9d 7a33 	vldr	s14, [sp, #204]	@ 0xcc
 800af42:	b973      	cbnz	r3, 800af62 <__kernel_rem_pio2f+0x5ea>
 800af44:	edc2 6a00 	vstr	s13, [r2]
 800af48:	ed82 7a01 	vstr	s14, [r2, #4]
 800af4c:	edc2 7a02 	vstr	s15, [r2, #8]
 800af50:	e75a      	b.n	800ae08 <__kernel_rem_pio2f+0x490>
 800af52:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800af56:	461c      	mov	r4, r3
 800af58:	ee17 1a90 	vmov	r1, s15
 800af5c:	f84b 1023 	str.w	r1, [fp, r3, lsl #2]
 800af60:	e6f5      	b.n	800ad4e <__kernel_rem_pio2f+0x3d6>
 800af62:	eef1 6a66 	vneg.f32	s13, s13
 800af66:	eeb1 7a47 	vneg.f32	s14, s14
 800af6a:	eef1 7a67 	vneg.f32	s15, s15
 800af6e:	edc2 6a00 	vstr	s13, [r2]
 800af72:	ed82 7a01 	vstr	s14, [r2, #4]
 800af76:	edc2 7a02 	vstr	s15, [r2, #8]
 800af7a:	e745      	b.n	800ae08 <__kernel_rem_pio2f+0x490>
 800af7c:	eef1 6a47 	vneg.f32	s13, s14
 800af80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af84:	edc2 6a00 	vstr	s13, [r2]
 800af88:	2c00      	cmp	r4, #0
 800af8a:	f47f af78 	bne.w	800ae7e <__kernel_rem_pio2f+0x506>
 800af8e:	e781      	b.n	800ae94 <__kernel_rem_pio2f+0x51c>
 800af90:	eef1 7a67 	vneg.f32	s15, s15
 800af94:	e736      	b.n	800ae04 <__kernel_rem_pio2f+0x48c>
 800af96:	2801      	cmp	r0, #1
 800af98:	d015      	beq.n	800afc6 <__kernel_rem_pio2f+0x64e>
 800af9a:	2802      	cmp	r0, #2
 800af9c:	f47f aeb4 	bne.w	800ad08 <__kernel_rem_pio2f+0x390>
 800afa0:	f00e 033f 	and.w	r3, lr, #63	@ 0x3f
 800afa4:	f84b 3021 	str.w	r3, [fp, r1, lsl #2]
 800afa8:	e6ae      	b.n	800ad08 <__kernel_rem_pio2f+0x390>
 800afaa:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
 800afac:	2b02      	cmp	r3, #2
 800afae:	dc12      	bgt.n	800afd6 <__kernel_rem_pio2f+0x65e>
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	dc17      	bgt.n	800afe4 <__kernel_rem_pio2f+0x66c>
 800afb4:	f47f af28 	bne.w	800ae08 <__kernel_rem_pio2f+0x490>
 800afb8:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800affc <__kernel_rem_pio2f+0x684>
 800afbc:	e71e      	b.n	800adfc <__kernel_rem_pio2f+0x484>
 800afbe:	9b03      	ldr	r3, [sp, #12]
 800afc0:	ea4f 0883 	mov.w	r8, r3, lsl #2
 800afc4:	e530      	b.n	800aa28 <__kernel_rem_pio2f+0xb0>
 800afc6:	f00e 037f 	and.w	r3, lr, #127	@ 0x7f
 800afca:	2a02      	cmp	r2, #2
 800afcc:	f84b 3021 	str.w	r3, [fp, r1, lsl #2]
 800afd0:	f47f ad8f 	bne.w	800aaf2 <__kernel_rem_pio2f+0x17a>
 800afd4:	e69b      	b.n	800ad0e <__kernel_rem_pio2f+0x396>
 800afd6:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
 800afd8:	2b03      	cmp	r3, #3
 800afda:	f47f af15 	bne.w	800ae08 <__kernel_rem_pio2f+0x490>
 800afde:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800affc <__kernel_rem_pio2f+0x684>
 800afe2:	e7a9      	b.n	800af38 <__kernel_rem_pio2f+0x5c0>
 800afe4:	4653      	mov	r3, sl
 800afe6:	eddd 7a32 	vldr	s15, [sp, #200]	@ 0xc8
 800afea:	b11b      	cbz	r3, 800aff4 <__kernel_rem_pio2f+0x67c>
 800afec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aff0:	6013      	str	r3, [r2, #0]
 800aff2:	e74f      	b.n	800ae94 <__kernel_rem_pio2f+0x51c>
 800aff4:	2300      	movs	r3, #0
 800aff6:	6013      	str	r3, [r2, #0]
 800aff8:	e74e      	b.n	800ae98 <__kernel_rem_pio2f+0x520>
 800affa:	bf00      	nop
 800affc:	00000000 	.word	0x00000000
 800b000:	0800b58c 	.word	0x0800b58c

0800b004 <scalbnf>:
 800b004:	ee10 3a10 	vmov	r3, s0
 800b008:	f033 4100 	bics.w	r1, r3, #2147483648	@ 0x80000000
 800b00c:	461a      	mov	r2, r3
 800b00e:	d025      	beq.n	800b05c <scalbnf+0x58>
 800b010:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b014:	d21f      	bcs.n	800b056 <scalbnf+0x52>
 800b016:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b01a:	d120      	bne.n	800b05e <scalbnf+0x5a>
 800b01c:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800b0c4 <scalbnf+0xc0>
 800b020:	4a29      	ldr	r2, [pc, #164]	@ (800b0c8 <scalbnf+0xc4>)
 800b022:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b026:	4290      	cmp	r0, r2
 800b028:	ee17 3a90 	vmov	r3, s15
 800b02c:	db31      	blt.n	800b092 <scalbnf+0x8e>
 800b02e:	f24c 3c50 	movw	ip, #50000	@ 0xc350
 800b032:	f3c3 51c7 	ubfx	r1, r3, #23, #8
 800b036:	4560      	cmp	r0, ip
 800b038:	461a      	mov	r2, r3
 800b03a:	f1a1 0119 	sub.w	r1, r1, #25
 800b03e:	dd14      	ble.n	800b06a <scalbnf+0x66>
 800b040:	2b00      	cmp	r3, #0
 800b042:	eddf 7a22 	vldr	s15, [pc, #136]	@ 800b0cc <scalbnf+0xc8>
 800b046:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 800b0cc <scalbnf+0xc8>
 800b04a:	bfb8      	it	lt
 800b04c:	eddf 7a20 	vldrlt	s15, [pc, #128]	@ 800b0d0 <scalbnf+0xcc>
 800b050:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b054:	4770      	bx	lr
 800b056:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b05a:	4770      	bx	lr
 800b05c:	4770      	bx	lr
 800b05e:	f24c 3c50 	movw	ip, #50000	@ 0xc350
 800b062:	4560      	cmp	r0, ip
 800b064:	ea4f 51d1 	mov.w	r1, r1, lsr #23
 800b068:	dcea      	bgt.n	800b040 <scalbnf+0x3c>
 800b06a:	4401      	add	r1, r0
 800b06c:	29fe      	cmp	r1, #254	@ 0xfe
 800b06e:	dce7      	bgt.n	800b040 <scalbnf+0x3c>
 800b070:	2900      	cmp	r1, #0
 800b072:	dc15      	bgt.n	800b0a0 <scalbnf+0x9c>
 800b074:	f111 0f16 	cmn.w	r1, #22
 800b078:	db19      	blt.n	800b0ae <scalbnf+0xaa>
 800b07a:	3119      	adds	r1, #25
 800b07c:	f022 42ff 	bic.w	r2, r2, #2139095040	@ 0x7f800000
 800b080:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800b084:	ee07 2a90 	vmov	s15, r2
 800b088:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800b0d4 <scalbnf+0xd0>
 800b08c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b090:	4770      	bx	lr
 800b092:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800b0d8 <scalbnf+0xd4>
 800b096:	ee07 3a10 	vmov	s14, r3
 800b09a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800b09e:	4770      	bx	lr
 800b0a0:	f022 42ff 	bic.w	r2, r2, #2139095040	@ 0x7f800000
 800b0a4:	ea42 53c1 	orr.w	r3, r2, r1, lsl #23
 800b0a8:	ee00 3a10 	vmov	s0, r3
 800b0ac:	4770      	bx	lr
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800b0d8 <scalbnf+0xd4>
 800b0b4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b0d8 <scalbnf+0xd4>
 800b0b8:	bfb8      	it	lt
 800b0ba:	eddf 7a08 	vldrlt	s15, [pc, #32]	@ 800b0dc <scalbnf+0xd8>
 800b0be:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b0c2:	4770      	bx	lr
 800b0c4:	4c000000 	.word	0x4c000000
 800b0c8:	ffff3cb0 	.word	0xffff3cb0
 800b0cc:	7149f2ca 	.word	0x7149f2ca
 800b0d0:	f149f2ca 	.word	0xf149f2ca
 800b0d4:	33000000 	.word	0x33000000
 800b0d8:	0da24260 	.word	0x0da24260
 800b0dc:	8da24260 	.word	0x8da24260

0800b0e0 <floorf>:
 800b0e0:	ee10 2a10 	vmov	r2, s0
 800b0e4:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800b0e8:	3b7f      	subs	r3, #127	@ 0x7f
 800b0ea:	2b16      	cmp	r3, #22
 800b0ec:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800b0f0:	dc1b      	bgt.n	800b12a <floorf+0x4a>
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	4610      	mov	r0, r2
 800b0f6:	db1e      	blt.n	800b136 <floorf+0x56>
 800b0f8:	491a      	ldr	r1, [pc, #104]	@ (800b164 <floorf+0x84>)
 800b0fa:	4119      	asrs	r1, r3
 800b0fc:	420a      	tst	r2, r1
 800b0fe:	d023      	beq.n	800b148 <floorf+0x68>
 800b100:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b168 <floorf+0x88>
 800b104:	ee70 7a27 	vadd.f32	s15, s0, s15
 800b108:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b10c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b110:	dd1a      	ble.n	800b148 <floorf+0x68>
 800b112:	2a00      	cmp	r2, #0
 800b114:	da04      	bge.n	800b120 <floorf+0x40>
 800b116:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800b11a:	fa42 f303 	asr.w	r3, r2, r3
 800b11e:	4418      	add	r0, r3
 800b120:	ea20 0301 	bic.w	r3, r0, r1
 800b124:	ee00 3a10 	vmov	s0, r3
 800b128:	4770      	bx	lr
 800b12a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b12e:	d30b      	bcc.n	800b148 <floorf+0x68>
 800b130:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b134:	4770      	bx	lr
 800b136:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800b168 <floorf+0x88>
 800b13a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800b13e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b146:	dc00      	bgt.n	800b14a <floorf+0x6a>
 800b148:	4770      	bx	lr
 800b14a:	2a00      	cmp	r2, #0
 800b14c:	db02      	blt.n	800b154 <floorf+0x74>
 800b14e:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800b16c <floorf+0x8c>
 800b152:	4770      	bx	lr
 800b154:	b911      	cbnz	r1, 800b15c <floorf+0x7c>
 800b156:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800b170 <floorf+0x90>
 800b15a:	4770      	bx	lr
 800b15c:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 800b160:	e7f2      	b.n	800b148 <floorf+0x68>
 800b162:	bf00      	nop
 800b164:	007fffff 	.word	0x007fffff
 800b168:	7149f2ca 	.word	0x7149f2ca
 800b16c:	00000000 	.word	0x00000000
 800b170:	80000000 	.word	0x80000000

0800b174 <_init>:
 800b174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b176:	bf00      	nop
 800b178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b17a:	bc08      	pop	{r3}
 800b17c:	469e      	mov	lr, r3
 800b17e:	4770      	bx	lr

0800b180 <_fini>:
 800b180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b182:	bf00      	nop
 800b184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b186:	bc08      	pop	{r3}
 800b188:	469e      	mov	lr, r3
 800b18a:	4770      	bx	lr
