\hypertarget{struct_g_p_i_o___mem_map}{}\section{G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_g_p_i_o___mem_map}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a6d8857d2ca1928bcedd1a83e93946aef}{P\+D\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a2fc5ff57bdc9e1de4233930468cbf5e3}{P\+S\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_adba03f40e10aed5fc14d7ee0698aa6f2}{P\+C\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a2a8b6ad3b774b37fcdf9a0f04f56e43b}{P\+T\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a4c83a78320344c89b1663969a7c5d749}{P\+D\+I\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a37eee18eef001998403709bf78f4a33d}{P\+D\+D\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+I\+O -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_g_p_i_o___mem_map_adba03f40e10aed5fc14d7ee0698aa6f2}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+C\+O\+R@{P\+C\+O\+R}}
\index{P\+C\+O\+R@{P\+C\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+C\+O\+R}\label{struct_g_p_i_o___mem_map_adba03f40e10aed5fc14d7ee0698aa6f2}
Port Clear Output Register, offset\+: 0x8 \hypertarget{struct_g_p_i_o___mem_map_a37eee18eef001998403709bf78f4a33d}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+D\+R@{P\+D\+D\+R}}
\index{P\+D\+D\+R@{P\+D\+D\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+D\+R}\label{struct_g_p_i_o___mem_map_a37eee18eef001998403709bf78f4a33d}
Port Data Direction Register, offset\+: 0x14 \hypertarget{struct_g_p_i_o___mem_map_a4c83a78320344c89b1663969a7c5d749}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+I\+R@{P\+D\+I\+R}}
\index{P\+D\+I\+R@{P\+D\+I\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+I\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+I\+R}\label{struct_g_p_i_o___mem_map_a4c83a78320344c89b1663969a7c5d749}
Port Data Input Register, offset\+: 0x10 \hypertarget{struct_g_p_i_o___mem_map_a6d8857d2ca1928bcedd1a83e93946aef}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+O\+R@{P\+D\+O\+R}}
\index{P\+D\+O\+R@{P\+D\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+O\+R}\label{struct_g_p_i_o___mem_map_a6d8857d2ca1928bcedd1a83e93946aef}
Port Data Output Register, offset\+: 0x0 \hypertarget{struct_g_p_i_o___mem_map_a2fc5ff57bdc9e1de4233930468cbf5e3}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+S\+O\+R@{P\+S\+O\+R}}
\index{P\+S\+O\+R@{P\+S\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+S\+O\+R}\label{struct_g_p_i_o___mem_map_a2fc5ff57bdc9e1de4233930468cbf5e3}
Port Set Output Register, offset\+: 0x4 \hypertarget{struct_g_p_i_o___mem_map_a2a8b6ad3b774b37fcdf9a0f04f56e43b}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+T\+O\+R@{P\+T\+O\+R}}
\index{P\+T\+O\+R@{P\+T\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+T\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+T\+O\+R}\label{struct_g_p_i_o___mem_map_a2a8b6ad3b774b37fcdf9a0f04f56e43b}
Port Toggle Output Register, offset\+: 0x\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
