<!-- PROJECT LOGO -->
<br />
<p align="center">
  <a href="https://github.com/ayengec/FPGA-Design-with-Systemverilog">
    <img src="https://developer.electricimp.com/sites/default/files/attachments/images/uart/uart3.png" alt="Logo" width="175" height="90">
  </a>

  <h3 align="center">UART RECEIVER DESIGN WITH SYSTEMVERILOG</h3>

  <p align="center">
    UART RECEIVER
    <br />
    <a href="https://github.com/ayengec/FPGA-Design-with-Systemverilog/issues">Report Bug</a>
    Â·
    <a href="https://github.com/ayengec/FPGA-Design-with-Systemverilog/issues">Request Feature</a>
  </p>
</p>

<!-- ABOUT THE PROJECT -->
## Project Summary
![image](https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/5-uart_receiver/docs/hierarchy_prj.PNG)


### Built With
This section should list any major frameworks that you built your project using. Leave any add-ons/plugins for the acknowledgements section. Here are a few examples.
* [Vivado](https://www.xilinx.com/products/design-tools/vivado.html)
* [Basys 3](https://store.digilentinc.com/basys-3-artix-7-fpga-beginner-board-recommended-for-introductory-users/)
* [VSCode](https://code.visualstudio.com)

<!-- GETTING STARTED -->
## State Diagram of UART RECEIVER
![image](https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/5-uart_receiver/docs/state_diagram.png)

### To clone project
Clone the repo
   ```sh
   git clone https://github.com/ayengec/FPGA-Design-with-Systemverilog.git
   ```
<!-- ABOUT THE PROJECT -->
## RTL Schematic
![image](https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/5-uart_receiver/docs/RTL_sch.PNG)

## Simulation Result
![image](https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/5-uart_receiver/docs/simulation.PNG)
