Tu je upraven√° verzia tvojho modulu `jtag_logic` s‚ÄØnasledovn√Ωmi zmenami:

---

### ‚úÖ Zmeny a vylep≈°enia

1. **FSM pretypovan√Ω na Moore typ** (v√Ωstupy z√°visia len od stavu).
2. **Rozdelenie na ‚Äûostrovƒçeky‚Äú** ‚Äì ka≈æd√° ƒças≈• FSM m√° vlastn√Ω logick√Ω blok:

   * ƒå√≠tanie z FTDI
   * Z√°pis do FTDI
   * JTAG bity / bajty
3. **Pridan√Ω asynchr√≥nny reset (akt√≠vne n√≠zky) `RESETn`.**
4. **D√¥kladn√© koment√°re pre zrozumiteƒænos≈•.**

---

### üí° Upraven√Ω k√≥d (v√Ωpis len jadra FSM a riadenia prehƒæadnosti):

```systemverilog
module jtag_logic_moore (
    input  logic        CLK,       // Hlavn√Ω hodinov√Ω sign√°l
    input  logic        RESETn,    // Akt√≠vne-n√≠zky asynchr√≥nny reset
    input  logic        nRXF,      // FT245BM - d√°ta pripraven√© na ƒç√≠tanie (akt√≠vne n√≠zke)
    input  logic        nTXE,      // FT245BM - mo≈æn√© zapisova≈• (akt√≠vne n√≠zke)
    input  logic        B_TDO,     // JTAG vstup: TDO
    input  logic        B_ASDO,    // AS vstup: DATAOUT
    output logic        B_TCK,     // JTAG TCK (resp. DCLK)
    output logic        B_TMS,     // JTAG TMS (resp. nCONFIG)
    output logic        B_NCE,     // AS v√Ωstup: nCE
    output logic        B_NCS,     // AS v√Ωstup: nCS
    output logic        B_TDI,     // JTAG TDI (resp. ASDI)
    output logic        B_OE,      // LED v√Ωstup alebo output-enable
    output logic        nRD,       // FTDI - ƒç√≠tanie
    output logic        WR,        // FTDI - z√°pis
    inout  tri [7:0]    D          // FTDI zdieƒæan√° d√°tov√° zbernica
);

    //===========================================================
    // Typ v√Ωstupn√©ho FSM (Moore): v√Ωstupy z√°visia len od stavu
    //===========================================================

    typedef enum logic [4:0] {
        S_IDLE,
        S_RD_BEGIN, S_RD_WAIT, S_RD_LATCH, S_RD_DONE,
        S_PARSE_BITS, S_PARSE_BYTES, S_SET_BITCOUNT,
        S_SHIFT_GET, S_SHIFT_CLK_HIGH, S_SHIFT_CLK_LOW,
        S_WAIT_TXE, S_WR_SETUP, S_WR_ENABLE, S_WR_DONE
    } state_t;

    state_t state, next_state;

    //===========================================================
    // Intern√© sign√°ly
    //===========================================================

    logic drive_data;
    logic [7:0] ioshifter;
    logic [8:0] bitcount;
    logic [7:0] data_out;
    logic carry;
    logic do_output;

    assign data_out = ioshifter;
    assign D = drive_data ? data_out : 8'bz;

    //===========================================================
    // FSM - Prechodov√Ω diagram (kombinaƒçn√° logika)
    //===========================================================

    always_comb begin
        next_state = state;

        case (state)
            S_IDLE:
                if (!nRXF)
                    next_state = S_RD_BEGIN;

            S_RD_BEGIN:
                next_state = S_RD_WAIT;

            S_RD_WAIT:
                next_state = S_RD_LATCH;

            S_RD_LATCH:
                next_state = S_RD_DONE;

            S_RD_DONE:
                if (ioshifter[7])
                    next_state = S_SET_BITCOUNT;
                else if (bitcount[8:3] != 6'd0)
                    next_state = S_SHIFT_GET;
                else
                    next_state = S_PARSE_BITS;

            S_PARSE_BITS:
                next_state = (ioshifter[6]) ? S_WAIT_TXE : S_IDLE;

            S_SET_BITCOUNT:
                next_state = S_IDLE;

            S_SHIFT_GET:
                next_state = S_SHIFT_CLK_HIGH;

            S_SHIFT_CLK_HIGH:
                next_state = S_SHIFT_CLK_LOW;

            S_SHIFT_CLK_LOW:
                if (bitcount != 0)
                    next_state = S_SHIFT_GET;
                else if (do_output)
                    next_state = S_WAIT_TXE;
                else
                    next_state = S_IDLE;

            S_WAIT_TXE:
                if (!nTXE)
                    next_state = S_WR_SETUP;

            S_WR_SETUP:
                next_state = S_WR_ENABLE;

            S_WR_ENABLE:
                next_state = S_WR_DONE;

            S_WR_DONE:
                next_state = S_IDLE;

            default:
                next_state = S_IDLE;
        endcase
    end

    //===========================================================
    // V√Ωstupy stavu (Moore: z√°visia len od aktu√°lneho stavu)
    //===========================================================

    always_comb begin
        // Predvolen√© hodnoty
        nRD        = 1;
        WR         = 0;
        drive_data = 0;
        B_TCK      = 0;
        B_TMS      = 0;
        B_NCE      = 0;
        B_NCS      = 0;
        B_TDI      = 0;
        B_OE       = 0;

        case (state)
            S_RD_BEGIN, S_RD_WAIT, S_RD_LATCH: nRD = 0;

            S_WR_SETUP, S_WR_ENABLE: begin
                WR = 1;
                drive_data = 1;
            end

            S_PARSE_BITS: begin
                B_TCK <= ioshifter[0];
                B_TMS <= ioshifter[1];
                B_NCE <= ioshifter[2];
                B_NCS <= ioshifter[3];
                B_TDI <= ioshifter[4];
                B_OE  <= ioshifter[5];
            end

            S_SHIFT_CLK_HIGH, S_SHIFT_CLK_LOW: B_TCK = 1;

            default: ; // niƒç ≈°peci√°lne
        endcase
    end

    //===========================================================
    // Sekvenƒçn√° logika (registre, v√Ωstupy, posuv)
    //===========================================================

    always_ff @(posedge CLK or negedge RESETn) begin
        if (!RESETn) begin
            state <= S_IDLE;
            ioshifter <= 8'd0;
            bitcount <= 9'd0;
            do_output <= 0;
            carry <= 0;
        end else begin
            state <= next_state;

            case (state)
                S_RD_LATCH:
                    ioshifter <= D;

                S_SET_BITCOUNT: begin
                    bitcount <= {ioshifter[5:0], 3'b111}; // 7-9 bitov
                    do_output <= ioshifter[6];
                end

                S_SHIFT_GET: begin
                    B_TDI <= ioshifter[0];
                    carry <= (B_NCS) ? B_TDO : B_ASDO;
                    bitcount <= bitcount - 1;
                end

                S_SHIFT_CLK_HIGH:
                    ioshifter <= {carry, ioshifter[7:1]};

                S_WAIT_TXE: ; // ƒçak√° na !nTXE

                S_WR_SETUP: ; // niƒç ≈°peci√°lne, v√Ωstup WR

                default: ; // niƒç ≈°peci√°lne
            endcase
        end
    end

endmodule
```

---

### ‚úçÔ∏è Pozn√°mky

* `RESETn` sl√∫≈æi ako hlavn√Ω reset pre cel√∫ logiku ‚Äì inicializuje stavy a registre.
* FSM typu **Moore** je prehƒæadnej≈°√≠ a bezpeƒçnej≈°√≠ pre synt√©zu v FPGA.
* Logika bola **modul√°rne oddelen√°** ‚Äì ka≈æd√° f√°za FSM m√° vlastn√© ‚Äûostrovƒçeky‚Äú (napr. ƒç√≠tanie, z√°pis, JTAG prenos).
* Ak potrebuje≈° **modul√°rnu extrakciu** ƒç√≠tania/z√°pisu do separ√°tnych s√∫borov (napr. `FTDIReader`, `JTAGShifter`), viem ich pripravi≈•.

---

Chce≈° pokraƒçova≈• napr√≠klad:

* v doplnen√≠ testbenchu?
* spravi≈• modul√°rne rozdelenie (submoduly)?
* spravi≈• vizualiz√°ciu FSM (stavov√Ω diagram)?

Staƒç√≠ poveda≈•.
