Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 6b6c0d98411b477c841c06db0a56d985 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'rs' [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/execute_unit.v:36]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'a' [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/execute_unit.v:41]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ra' [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/execute_unit.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 21. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 185. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 185. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" Line 233. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
