// Seed: 3419492572
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply0 id_3;
  assign id_2 = 1'b0;
  assign {1'd0, id_2, 1, id_2} = 1;
  assign id_2 = 1;
  always #1;
  tri id_4;
  reg id_5;
  assign id_3 = 1;
  supply0 id_6 = 1, id_7;
  reg id_8;
  wire id_9;
  assign id_8 = id_2;
  id_10 :
  assert property (@(posedge 'd0) 1)
  else;
  tri0 id_11 = id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  always id_3 = id_4;
  always id_5 <= id_3 > 1;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri   id_0,
    input tri1  id_1,
    input tri0  id_2,
    input logic id_3
    , id_5
);
  initial id_5 <= id_3;
  wor id_6 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_10 = 0;
endmodule
