# system info mysystem on 2015.01.16.16:06:11
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1421453079
#
#
# Files generated for mysystem on 2015.01.16.16:06:11
files:
filepath,kind,attributes,module,is_top
mysystem/simulation/mysystem.v,VERILOG,,mysystem,true
mysystem/simulation/submodules/mysystem_sys_clock.v,VERILOG,,mysystem_sys_clock,false
mysystem/simulation/submodules/mysystem_onchip_memory2_0.hex,HEX,,mysystem_onchip_memory2_0,false
mysystem/simulation/submodules/mysystem_onchip_memory2_0.v,VERILOG,,mysystem_onchip_memory2_0,false
mysystem/simulation/submodules/mysystem_jtag_uart_0.v,VERILOG,,mysystem_jtag_uart_0,false
mysystem/simulation/submodules/mysystem_hex5_hex0.v,VERILOG,,mysystem_hex5_hex0,false
mysystem/simulation/submodules/mysystem_pushbuttons.v,VERILOG,,mysystem_pushbuttons,false
mysystem/simulation/submodules/mysystem_hps_0.v,VERILOG,,mysystem_hps_0,false
mysystem/simulation/submodules/reg32.v,VERILOG,,reg32_avalon_interface,false
mysystem/simulation/submodules/reg32_avalon_interface.v,VERILOG,,reg32_avalon_interface,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0.v,VERILOG,,mysystem_mm_interconnect_0,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1.v,VERILOG,,mysystem_mm_interconnect_1,false
mysystem/simulation/submodules/mysystem_irq_mapper.sv,SYSTEM_VERILOG,,mysystem_irq_mapper,false
mysystem/simulation/submodules/mysystem_irq_mapper_001.sv,SYSTEM_VERILOG,,mysystem_irq_mapper_001,false
mysystem/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
mysystem/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
mysystem/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
mysystem/simulation/submodules/mysystem_sys_clock_sys_pll.vo,VERILOG,,mysystem_sys_clock_sys_pll,false
mysystem/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
mysystem/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/mysystem_hps_0_fpga_interfaces_h2f_mpu_events.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/mysystem_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
mysystem/simulation/submodules/mysystem_hps_0_hps_io.v,VERILOG,,mysystem_hps_0_hps_io,false
mysystem/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
mysystem/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
mysystem/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
mysystem/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
mysystem/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_addr_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_id_router,false
mysystem/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
mysystem/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_demux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_demux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_addr_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_addr_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_id_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_id_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_xbar_demux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_xbar_demux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_xbar_mux,false
mysystem/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
mysystem/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
mysystem/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/mysystem_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
mysystem/simulation/submodules/mysystem_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mysystem.sys_clock,mysystem_sys_clock
mysystem.sys_clock.sys_pll,mysystem_sys_clock_sys_pll
mysystem.sys_clock.reset_from_locked,altera_up_avalon_reset_from_locked_signal
mysystem.onchip_memory2_0,mysystem_onchip_memory2_0
mysystem.jtag_uart_0,mysystem_jtag_uart_0
mysystem.hex5_hex0,mysystem_hex5_hex0
mysystem.pushbuttons,mysystem_pushbuttons
mysystem.hps_0,mysystem_hps_0
mysystem.hps_0.fpga_interfaces,mysystem_hps_0_fpga_interfaces
mysystem.hps_0.hps_io,mysystem_hps_0_hps_io
mysystem.hps_0.hps_io.border,mysystem_hps_0_hps_io_border
mysystem.reg32_avalon_interface_0,reg32_avalon_interface
mysystem.mm_interconnect_0,mysystem_mm_interconnect_0
mysystem.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.hex5_hex0_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.pushbuttons_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.reg32_avalon_interface_0_avalon_slave_0_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.hex5_hex0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.pushbuttons_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.hex5_hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.hex5_hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.pushbuttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.pushbuttons_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.addr_router,mysystem_mm_interconnect_0_addr_router
mysystem.mm_interconnect_0.addr_router_001,mysystem_mm_interconnect_0_addr_router
mysystem.mm_interconnect_0.id_router,mysystem_mm_interconnect_0_id_router
mysystem.mm_interconnect_0.id_router_001,mysystem_mm_interconnect_0_id_router
mysystem.mm_interconnect_0.id_router_002,mysystem_mm_interconnect_0_id_router
mysystem.mm_interconnect_0.id_router_003,mysystem_mm_interconnect_0_id_router
mysystem.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.limiter_001,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.burst_adapter_001,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.burst_adapter_002,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.burst_adapter_003,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.cmd_xbar_demux,mysystem_mm_interconnect_0_cmd_xbar_demux
mysystem.mm_interconnect_0.cmd_xbar_demux_001,mysystem_mm_interconnect_0_cmd_xbar_demux
mysystem.mm_interconnect_0.cmd_xbar_mux,mysystem_mm_interconnect_0_cmd_xbar_mux
mysystem.mm_interconnect_0.cmd_xbar_mux_001,mysystem_mm_interconnect_0_cmd_xbar_mux
mysystem.mm_interconnect_0.cmd_xbar_mux_002,mysystem_mm_interconnect_0_cmd_xbar_mux
mysystem.mm_interconnect_0.cmd_xbar_mux_003,mysystem_mm_interconnect_0_cmd_xbar_mux
mysystem.mm_interconnect_0.rsp_xbar_demux,mysystem_mm_interconnect_0_rsp_xbar_demux
mysystem.mm_interconnect_0.rsp_xbar_demux_001,mysystem_mm_interconnect_0_rsp_xbar_demux
mysystem.mm_interconnect_0.rsp_xbar_demux_002,mysystem_mm_interconnect_0_rsp_xbar_demux
mysystem.mm_interconnect_0.rsp_xbar_demux_003,mysystem_mm_interconnect_0_rsp_xbar_demux
mysystem.mm_interconnect_0.rsp_xbar_mux,mysystem_mm_interconnect_0_rsp_xbar_mux
mysystem.mm_interconnect_0.rsp_xbar_mux_001,mysystem_mm_interconnect_0_rsp_xbar_mux
mysystem.mm_interconnect_1,mysystem_mm_interconnect_1
mysystem.mm_interconnect_1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_1.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.addr_router,mysystem_mm_interconnect_1_addr_router
mysystem.mm_interconnect_1.addr_router_001,mysystem_mm_interconnect_1_addr_router
mysystem.mm_interconnect_1.id_router,mysystem_mm_interconnect_1_id_router
mysystem.mm_interconnect_1.burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.cmd_xbar_demux,mysystem_mm_interconnect_1_cmd_xbar_demux
mysystem.mm_interconnect_1.cmd_xbar_demux_001,mysystem_mm_interconnect_1_cmd_xbar_demux
mysystem.mm_interconnect_1.cmd_xbar_mux,mysystem_mm_interconnect_1_cmd_xbar_mux
mysystem.mm_interconnect_1.rsp_xbar_demux,mysystem_mm_interconnect_1_rsp_xbar_demux
mysystem.mm_interconnect_1.rsp_xbar_mux,mysystem_mm_interconnect_1_rsp_xbar_mux
mysystem.mm_interconnect_1.rsp_xbar_mux_001,mysystem_mm_interconnect_1_rsp_xbar_mux
mysystem.mm_interconnect_1.width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_1.width_adapter_001,altera_merlin_width_adapter
mysystem.irq_mapper,mysystem_irq_mapper
mysystem.irq_mapper_001,mysystem_irq_mapper_001
mysystem.rst_controller,altera_reset_controller
mysystem.rst_controller_001,altera_reset_controller
