--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml detector_sdft.twx detector_sdft.ncd -o detector_sdft.twr
detector_sdft.pcf

Design file:              detector_sdft.ncd
Physical constraint file: detector_sdft.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    6.169(R)|   -2.546(R)|clk_dcm           |   0.000|
data<1>     |    5.943(R)|   -2.631(R)|clk_dcm           |   0.000|
data<2>     |    5.932(R)|   -2.450(R)|clk_dcm           |   0.000|
data<3>     |    5.478(R)|   -2.352(R)|clk_dcm           |   0.000|
data<4>     |    5.516(R)|   -2.212(R)|clk_dcm           |   0.000|
data<5>     |    5.813(R)|   -2.715(R)|clk_dcm           |   0.000|
data<6>     |    5.457(R)|   -2.255(R)|clk_dcm           |   0.000|
data<7>     |    5.775(R)|   -2.776(R)|clk_dcm           |   0.000|
data<8>     |    6.379(R)|   -3.088(R)|clk_dcm           |   0.000|
data<9>     |    5.642(R)|   -2.764(R)|clk_dcm           |   0.000|
data<10>    |    5.275(R)|   -2.294(R)|clk_dcm           |   0.000|
data<11>    |    5.066(R)|   -2.394(R)|clk_dcm           |   0.000|
data<12>    |    4.888(R)|   -2.080(R)|clk_dcm           |   0.000|
data<13>    |    6.005(R)|   -3.239(R)|clk_dcm           |   0.000|
data<14>    |    4.821(R)|   -2.336(R)|clk_dcm           |   0.000|
data<15>    |    4.204(R)|   -2.308(R)|clk_dcm           |   0.000|
enable      |   12.501(R)|   -4.363(R)|clk_dcm           |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
detected           |    5.517(R)|clk_dcm           |   0.000|
done               |    5.159(R)|clk_dcm           |   0.000|
output_value_re<0> |   10.144(R)|clk_dcm           |   0.000|
output_value_re<1> |    5.837(R)|clk_dcm           |   0.000|
output_value_re<2> |    5.837(R)|clk_dcm           |   0.000|
output_value_re<3> |    5.300(R)|clk_dcm           |   0.000|
output_value_re<4> |    5.665(R)|clk_dcm           |   0.000|
output_value_re<5> |    5.357(R)|clk_dcm           |   0.000|
output_value_re<6> |    5.363(R)|clk_dcm           |   0.000|
output_value_re<7> |    5.574(R)|clk_dcm           |   0.000|
output_value_re<8> |    5.511(R)|clk_dcm           |   0.000|
output_value_re<9> |    6.324(R)|clk_dcm           |   0.000|
output_value_re<10>|    6.629(R)|clk_dcm           |   0.000|
output_value_re<11>|    5.562(R)|clk_dcm           |   0.000|
output_value_re<12>|    5.946(R)|clk_dcm           |   0.000|
output_value_re<13>|    7.124(R)|clk_dcm           |   0.000|
output_value_re<14>|    6.772(R)|clk_dcm           |   0.000|
output_value_re<15>|    7.027(R)|clk_dcm           |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.628|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 28 21:40:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



