INFO: [HLS 200-10] Running 'G:/vivado2/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'DELL' on host 'zhaowenheng' (Windows NT_amd64 version 6.2) on Sat Nov 29 23:13:52 +0800 2025
INFO: [HLS 200-10] In directory 'D:/FPGA/FPGA/HLS/Vitis_HLS'
Sourcing Tcl script 'D:/FPGA/FPGA/HLS/Vitis_HLS/led_twinkle_hls/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project led_twinkle_hls 
INFO: [HLS 200-10] Opening project 'D:/FPGA/FPGA/HLS/Vitis_HLS/led_twinkle_hls'.
INFO: [HLS 200-1510] Running: set_top led_winkle 
INFO: [HLS 200-1510] Running: add_files led_twinkle_hls/src/led_winkle.cpp 
INFO: [HLS 200-10] Adding design file 'led_twinkle_hls/src/led_winkle.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/FPGA/FPGA/HLS/Vitis_HLS/led_twinkle_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 870.091 MB.
INFO: [HLS 200-10] Analyzing design file 'led_twinkle_hls/src/led_winkle.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.064 seconds; current allocated memory: 91.839 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<2>::ap_uint(int)' into 'led_winkle(ap_uint<2>*)' (led_twinkle_hls/src/led_winkle.cpp:9:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<2>::ap_uint(int)' into 'led_winkle(ap_uint<2>*)' (led_twinkle_hls/src/led_winkle.cpp:11:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.283 seconds; current allocated memory: 92.982 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 92.983 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 97.458 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 102.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (led_twinkle_hls/src/led_winkle.cpp:6) in function 'led_winkle' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 128.706 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 123.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_winkle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_winkle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 123.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 123.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_winkle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'led_winkle/led' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_winkle' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_winkle'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 124.067 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 130.091 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for led_winkle.
INFO: [VLOG 209-307] Generating Verilog RTL for led_winkle.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 289.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 14.648 seconds; current allocated memory: 130.269 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.703 seconds; peak allocated memory: 870.091 MB.
