// Seed: 1655101849
module module_0 ();
  always $clog2(24);
  ;
endmodule
module module_1 (
    output logic id_0
);
  logic id_2;
  module_0 modCall_1 ();
  always id_0 = 1;
  wire id_3;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
  parameter id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20#(
        .id_21(1'b0),
        .id_22(-1)
    ),
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  output wire id_8;
  input wire id_7;
  output wor id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1 & id_9[1'b0 : ""];
  wire id_27, id_28;
endmodule
