Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1468
design__instance__area,10503.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0008935243240557611
power__switching__total,0.0012996643781661987
power__leakage__total,1.0257233284960421e-08
power__total,0.0021931990049779415
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.032771
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.032771
timing__hold__ws__corner:nom_tt_025C_1v80,0.312672
timing__setup__ws__corner:nom_tt_025C_1v80,24.393003
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312672
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,105
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.048939
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.048939
timing__hold__ws__corner:nom_ss_100C_1v60,0.849409
timing__setup__ws__corner:nom_ss_100C_1v60,21.33931
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.849409
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,21.382282
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.026322
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.026322
timing__hold__ws__corner:nom_ff_n40C_1v95,0.113482
timing__setup__ws__corner:nom_ff_n40C_1v95,25.798859
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113482
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,113
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,0.055829
clock__skew__worst_setup,0.023605
timing__hold__ws,0.110625
timing__setup__ws,21.18556
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110625
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,21.18556
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1468
design__instance__area__stdcell,10503.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.636853
design__instance__utilization__stdcell,0.636853
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28970.8
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1262
route__net__special,2
route__drc_errors__iter:1,2520
route__wirelength__iter:1,37303
route__drc_errors__iter:2,1514
route__wirelength__iter:2,36568
route__drc_errors__iter:3,1395
route__wirelength__iter:3,36128
route__drc_errors__iter:4,664
route__wirelength__iter:4,36131
route__drc_errors__iter:5,505
route__wirelength__iter:5,36055
route__drc_errors__iter:6,360
route__wirelength__iter:6,36028
route__drc_errors__iter:7,239
route__wirelength__iter:7,36023
route__drc_errors__iter:8,239
route__wirelength__iter:8,36023
route__drc_errors__iter:9,227
route__wirelength__iter:9,35979
route__drc_errors__iter:10,209
route__wirelength__iter:10,35998
route__drc_errors__iter:11,202
route__wirelength__iter:11,36007
route__drc_errors__iter:12,188
route__wirelength__iter:12,36015
route__drc_errors__iter:13,188
route__wirelength__iter:13,36015
route__drc_errors__iter:14,122
route__wirelength__iter:14,36053
route__drc_errors__iter:15,62
route__wirelength__iter:15,36067
route__drc_errors__iter:16,26
route__wirelength__iter:16,36099
route__drc_errors__iter:17,26
route__wirelength__iter:17,36099
route__drc_errors__iter:18,26
route__wirelength__iter:18,36099
route__drc_errors__iter:19,23
route__wirelength__iter:19,36106
route__drc_errors__iter:20,18
route__wirelength__iter:20,36102
route__drc_errors__iter:21,18
route__wirelength__iter:21,36102
route__drc_errors__iter:22,14
route__wirelength__iter:22,36157
route__drc_errors__iter:23,4
route__wirelength__iter:23,36202
route__drc_errors__iter:24,0
route__wirelength__iter:24,36202
route__drc_errors,0
route__wirelength,36202
route__vias,10880
route__vias__singlecut,10880
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,290.99
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.029825
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.029825
timing__hold__ws__corner:min_tt_025C_1v80,0.308758
timing__setup__ws__corner:min_tt_025C_1v80,24.449339
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308758
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,74
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.045552
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.045552
timing__hold__ws__corner:min_ss_100C_1v60,0.840683
timing__setup__ws__corner:min_ss_100C_1v60,21.431189
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.840683
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,21.570618
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.023605
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.023605
timing__hold__ws__corner:min_ff_n40C_1v95,0.110625
timing__setup__ws__corner:min_ff_n40C_1v95,25.835114
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110625
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.038959
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.038959
timing__hold__ws__corner:max_tt_025C_1v80,0.316863
timing__setup__ws__corner:max_tt_025C_1v80,24.338518
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316863
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,113
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.055829
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.055829
timing__hold__ws__corner:max_ss_100C_1v60,0.864821
timing__setup__ws__corner:max_ss_100C_1v60,21.18556
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.864821
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,21.18556
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.032159
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.032159
timing__hold__ws__corner:max_ff_n40C_1v95,0.116308
timing__setup__ws__corner:max_ff_n40C_1v95,25.761604
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116308
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79971
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000286997
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000260679
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000039343
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000260679
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000405000000000000018730676731859574601912754587829113006591796875
ir__drop__worst,0.0002869999999999999829893015945714296321966685354709625244140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
