/*
 * Register file.
 *
 * Address map (byte-addressed, accessed from the protocol parser):
 *
 *   0x00       STATUS       (R)   bit0=done, bit1=busy, bit2=error, bit3=result_valid
 *   0x01       CONTROL      (W)   bit0=start, bit1=reset_engine
 *   0x02       CS_LENGTH    (R/W) customization string length in bytes (0..32)
 *   0x03       MSG_LENGTH   (R/W) message length in bytes (0..32)
 *   0x04-0x05  OUT_LENGTH   (R/W) requested output length, little-endian
 *   0x10-0x2F  CS_DATA      (R/W) 32 bytes of customization string
 *   0x30-0x4F  MSG_DATA     (R/W) 32 bytes of message
 *   0x50-0x6F  RESULT       (R)   32 bytes of output
 *   0x80       VERSION      (R)   constant 0x01
 *   0x81       CHIP_ID      (R)   constant 0xAC
 *
 * Byte ordering convention (matches ASCON C reference's LOADBYTES):
 *   CS_DATA byte 0 -> cs_data[7:0]      (LSB end of register)
 *   CS_DATA byte 1 -> cs_data[15:8]
 *   ...
 *   CS_DATA byte 31-> cs_data[255:248]
 *   (same for MSG_DATA and RESULT)
 */

`default_nettype none

module register_file (
    input  wire         clk,
    input  wire         rst_n,

    // Protocol parser port
    input  wire         we,
    input  wire         re,
    input  wire [7:0]   addr,
    input  wire [7:0]   wdata,
    output reg  [7:0]   rdata,

    // Engine-facing outputs (note: 256 bits, not 320 bits)
    output reg  [255:0] cs_data,
    output reg  [7:0]   cs_length,
    output reg  [255:0] msg_data,
    output reg  [7:0]   msg_length,
    output reg  [15:0]  out_length,
    output reg          chain_enable,
    output reg  [15:0]  chain_count,

    // Engine result inputs
    input  wire [255:0] result_data,
    input  wire         result_valid,

    // Status flags
    input  wire         engine_busy,
    input  wire         engine_done,
    input  wire         engine_error
);

    // Cached result snapshot - latched on final engine result_valid pulse.
    // Clear result_present when a new run begins so software never reads stale output.
    reg [255:0] result_latched;
    reg         result_present;
    reg         engine_busy_d;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            result_latched <= 256'd0;
            result_present <= 1'b0;
            engine_busy_d  <= 1'b0;
        end else begin
            engine_busy_d <= engine_busy;

            if (engine_busy && !engine_busy_d) begin
                result_present <= 1'b0;
            end else if (result_valid) begin
                result_latched <= result_data;
                result_present <= 1'b1;
            end
        end
    end

    // Helper: write byte at index i (0..31) into a 256-bit register.
    // Convention: byte 0 lives at bits [7:0].
    function [255:0] write_byte_32;
        input [255:0] cur;
        input [4:0]   idx;       // 0..31
        input [7:0]   data;
        reg   [7:0]   shift_amt;
        reg   [255:0] mask;
        reg   [255:0] insert;
        begin
            shift_amt = {idx, 3'b000};       // 8 * idx, fits in 8 bits (max 31*8=248)
            mask      = 256'hFF << shift_amt;
            insert    = {248'd0, data} << shift_amt;
            write_byte_32 = (cur & ~mask) | insert;
        end
    endfunction

    // Helper: read byte at index i (0..31) from a 256-bit register.
    function [7:0] read_byte_32;
        input [255:0] cur;
        input [4:0]   idx;
        reg   [7:0]   shift_amt;
        reg   [255:0] shifted;
        begin
            shift_amt = {idx, 3'b000};
            shifted = cur >> shift_amt;
            read_byte_32 = shifted[7:0];
        end
    endfunction

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cs_data      <= 256'd0;
            cs_length    <= 8'd0;
            msg_data     <= 256'd0;
            msg_length   <= 8'd0;
            out_length   <= 16'd0;
            chain_enable <= 1'b0;
            chain_count  <= 16'd1;
            rdata        <= 8'd0;
        end else begin
            // ---- writes ----
            if (we) begin
                case (addr)
                    8'h01: begin
                        // CONTROL register write - handled at top level via cmd_start/cmd_reset
                    end
                    8'h02: cs_length         <= wdata;
                    8'h03: msg_length        <= wdata;
                    8'h04: out_length[7:0]   <= wdata;
                    8'h05: out_length[15:8]  <= wdata;
                    8'h06: chain_enable      <= wdata[0];
                    8'h07: chain_count[7:0]  <= wdata;
                    8'h08: chain_count[15:8] <= wdata;
                    default: begin
                        if (addr >= 8'h10 && addr <= 8'h2F) begin
                            cs_data  <= write_byte_32(cs_data,  (addr[4:0] - 5'h10), wdata);
                        end else if (addr >= 8'h30 && addr <= 8'h4F) begin
                            msg_data <= write_byte_32(msg_data, (addr[4:0] - 5'h10), wdata);
                        end
                    end
                endcase
            end

            // ---- reads ----
            if (re) begin
                case (addr)
                    8'h00: rdata <= {4'd0, result_present, engine_error, engine_busy, engine_done};
                    8'h02: rdata <= cs_length;
                    8'h03: rdata <= msg_length;
                    8'h04: rdata <= out_length[7:0];
                    8'h05: rdata <= out_length[15:8];
                    8'h06: rdata <= {7'd0, chain_enable};
                    8'h07: rdata <= chain_count[7:0];
                    8'h08: rdata <= chain_count[15:8];
                    8'h80: rdata <= 8'h01;
                    8'h81: rdata <= 8'hAC;
                    default: begin
                        if (addr >= 8'h10 && addr <= 8'h2F)
                            rdata <= read_byte_32(cs_data,        (addr[4:0] - 5'h10));
                        else if (addr >= 8'h30 && addr <= 8'h4F)
                            rdata <= read_byte_32(msg_data,       (addr[4:0] - 5'h10));
                        else if (addr >= 8'h50 && addr <= 8'h6F)
                            rdata <= read_byte_32(result_latched, (addr[4:0] - 5'h10));
                        else
                            rdata <= 8'h00;
                    end
                endcase
            end
        end
    end

endmodule
