

================================================================
== Vitis HLS Report for 'flatten_layer'
================================================================
* Date:           Mon Apr  7 23:44:41 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      413|      413| 5.204 us | 5.204 us |  413|  413|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3  |      401|      401|         3|          1|          1|   400|    yes   |
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.19>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:132]   --->   Operation 16 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:138]   --->   Operation 18 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln138" [lenet_proj/lenet_support.cpp:138]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [7/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 9.19>
ST_2 : Operation 21 [6/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 9.19>
ST_3 : Operation 22 [5/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.19>
ST_4 : Operation 23 [4/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 24 [3/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 25 [2/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:132]   --->   Operation 27 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_read, i32, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 29 'partselect' 'trunc_ln138_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i62 %trunc_ln138_1" [lenet_proj/lenet_support.cpp:138]   --->   Operation 30 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln138_1" [lenet_proj/lenet_support.cpp:138]   --->   Operation 31 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (9.19ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_9, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 32 'writereq' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 33 [1/1] (1.76ns)   --->   "%br_ln138 = br void %bb" [lenet_proj/lenet_support.cpp:138]   --->   Operation 33 'br' 'br_ln138' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.82>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i9, void, i9 %add_ln138, void %.split3" [lenet_proj/lenet_support.cpp:138]   --->   Operation 34 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln138 = icmp_eq  i9 %indvar_flatten17, i9" [lenet_proj/lenet_support.cpp:138]   --->   Operation 36 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln138 = add i9 %indvar_flatten17, i9" [lenet_proj/lenet_support.cpp:138]   --->   Operation 37 'add' 'add_ln138' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %.split3, void" [lenet_proj/lenet_support.cpp:138]   --->   Operation 38 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 39 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty" [lenet_proj/lenet_support.cpp:142]   --->   Operation 39 'read' 'gmem_addr_read' <Predicate = (!icmp_ln138)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 41 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_2_VITIS_LOOP_140_3_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [lenet_proj/lenet_support.cpp:140]   --->   Operation 45 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (9.19ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_9, i32 %gmem_addr_read, i4, i1 %empty, i1 %empty_43" [lenet_proj/lenet_support.cpp:142]   --->   Operation 46 'write' 'write_ln142' <Predicate = (!icmp_ln138)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 9.19>
ST_11 : Operation 48 [5/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 48 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 9.19>
ST_12 : Operation 49 [4/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 49 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 9.19>
ST_13 : Operation 50 [3/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 50 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 9.19>
ST_14 : Operation 51 [2/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 51 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 9.19>
ST_15 : Operation 52 [1/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 52 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [lenet_proj/lenet_support.cpp:146]   --->   Operation 53 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.6ns, clock uncertainty: 3.4ns.

 <State 1>: 9.2ns
The critical path consists of the following:
	wire read on port 'input_r' (lenet_proj/lenet_support.cpp:132) [6]  (0 ns)
	'getelementptr' operation ('gmem_addr', lenet_proj/lenet_support.cpp:138) [9]  (0 ns)
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 2>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 3>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 4>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 5>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 6>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 7>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:138) [10]  (9.2 ns)

 <State 8>: 1.82ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten17', lenet_proj/lenet_support.cpp:138) with incoming values : ('add_ln138', lenet_proj/lenet_support.cpp:138) [17]  (0 ns)
	'add' operation ('add_ln138', lenet_proj/lenet_support.cpp:138) [20]  (1.82 ns)

 <State 9>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:142) [29]  (9.2 ns)

 <State 10>: 9.2ns
The critical path consists of the following:
	bus write on port 'gmem' (lenet_proj/lenet_support.cpp:142) [30]  (9.2 ns)

 <State 11>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:146) [33]  (9.2 ns)

 <State 12>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:146) [33]  (9.2 ns)

 <State 13>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:146) [33]  (9.2 ns)

 <State 14>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:146) [33]  (9.2 ns)

 <State 15>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:146) [33]  (9.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
