CORE
../../verilog/SVA/s_eventually1.sv
--buechi --bdd
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
