// Seed: 1837026456
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  final @(posedge id_2) if (-1) id_1 -= 1 >>> id_2;
  wire id_3, id_4, id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  wor [id_3 : 1] id_5[-1 : 1];
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = -1;
endmodule
