// Seed: 991463369
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd68,
    parameter id_3 = 32'd54
) (
    _id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  logic [id_3 : ~  id_1] id_4;
  logic id_5;
  logic id_6 = -1;
  logic [-1 : id_1] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_5 = id_1;
  assign id_4 = -1'h0;
  assign id_2[1] = 1'b0;
  logic id_8;
  ;
  parameter id_9 = 1;
  assign id_4 = 1;
  wire id_10;
  assign id_5[1] = id_9;
  always @(1) id_7[1] <= -1;
endmodule
