Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 03:53:53 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_7_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 DUT/Delay1No37_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.905ns (25.216%)  route 2.684ns (74.784%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 6.481 - 4.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.921ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.836ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=19095, routed)       1.994     2.952    DUT/Delay1No37_instance/clk_IBUF_BUFG
    SLICE_X137Y321       FDCE                                         r  DUT/Delay1No37_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y321       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.030 r  DUT/Delay1No37_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.661     3.691    DUT/Delay1No36_instance/Y_reg[33]_0[11]
    SLICE_X145Y341       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.779 r  DUT/Delay1No36_instance/geqOp_carry_i_11__2/O
                         net (fo=1, routed)           0.022     3.801    DUT/Add8_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X145Y341       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.960 r  DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.986    DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X145Y342       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.001 r  DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.027    DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y343       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.079 r  DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.496     4.575    DUT/Delay1No37_instance/CO[0]
    SLICE_X150Y342       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     4.686 f  DUT/Delay1No37_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.167     4.853    DUT/Delay1No36_instance/Y_reg[23]_0[0]
    SLICE_X150Y342       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.005 f  DUT/Delay1No36_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.165     5.170    DUT/Delay1No36_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X149Y342       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.268 r  DUT/Delay1No36_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=32, routed)          0.312     5.580    DUT/Delay1No36_instance/shiftedFracY_d1_reg[45]
    SLICE_X144Y342       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.616 r  DUT/Delay1No36_instance/shiftedFracY_d1[32]_i_3__2/O
                         net (fo=6, routed)           0.324     5.940    DUT/Delay1No36_instance/shiftedFracY_d1[32]_i_3__2_n_0
    SLICE_X146Y339       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     6.056 r  DUT/Delay1No36_instance/shiftedFracY_d1[44]_i_1__2/O
                         net (fo=1, routed)           0.485     6.541    DUT/Add8_impl_instance/FPAddSubOp_instance/Y_reg[22]_0
    SLICE_X149Y341       FDRE                                         r  DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=19095, routed)       1.814     6.481    DUT/Add8_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X149Y341       FDRE                                         r  DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/C
                         clock pessimism              0.428     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X149Y341       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.899    DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  0.358    




