0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Combinational Circuits/Full adder/Full adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Combinational Circuits/Full adder/Full adder.srcs/sources_1/new/full_adder.v,1752314958,verilog,,,,full_adder,,,,,,,,
