Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Fri Sep 27 18:26:00 2024
| Host              : DESKTOP-F0SHCEQ running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                 Violations  
---------  --------  ----------------------------------------------------------  ----------  
DFX-3      Warning   Multiple Input Ports of Reconfigurable Module Share Driver  45          
LUTAR-1    Warning   LUT drives async reset alert                                7           
TIMING-9   Warning   Unknown CDC Logic                                           1           
TIMING-18  Warning   Missing input or output delay                               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.149        0.000                      0               119891        0.013        0.000                      0               119057        0.021        0.000                       0                 42994  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
default_sysclk_300_clk_p                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                                        {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                              {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                              {0.000 3.332}          6.664           150.060         
sysclk_125_clk_p                                                                            {0.000 4.000}          8.000           125.000         
  clk_out1_top_clk_wiz_1_0                                                                  {0.000 5.000}          10.000          100.000         
top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                           {0.000 16.666}         33.333          30.000          
top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                         {0.000 16.666}         33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.884        0.000                      0                  910        0.033        0.000                      0                  910       15.832        0.000                       0                   479  
default_sysclk_300_clk_p                                                                          1.518        0.000                      0                   23        0.056        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0                                                                                    0.149        0.000                      0                87614        0.030        0.000                      0                87614        0.500        0.000                       0                 32056  
    pll_clk[0]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.021        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
  mmcm_clkout5                                                                                   10.136        0.000                      0                  827        0.039        0.000                      0                  827        5.996        0.000                       0                   570  
  mmcm_clkout6                                                                                    0.944        0.000                      0                 5636        0.033        0.000                      0                 5152        0.623        0.000                       0                  1722  
sysclk_125_clk_p                                                                                                                                                                                                                              1.600        0.000                       0                     1  
  clk_out1_top_clk_wiz_1_0                                                                        4.453        0.000                      0                23135        0.013        0.000                      0                23135        4.020        0.000                       0                  7742  
top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                14.859        0.000                      0                  224        0.024        0.000                      0                  224       16.108        0.000                       0                   235  
top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                              14.057        0.000                      0                   46        0.058        0.000                      0                   46       16.391        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.590        0.000                      0                    8                                                                        
mmcm_clkout5                                                                                mmcm_clkout0                                                                                      2.378        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                mmcm_clkout0                                                                                      0.834        0.000                      0                  129                                                                        
clk_out1_top_clk_wiz_1_0                                                                    mmcm_clkout0                                                                                      8.614        0.000                      0                   66                                                                        
mmcm_clkout0                                                                                pll_clk[0]_DIV                                                                                    0.451        0.000                      0                  352        0.390        0.000                      0                  352  
mmcm_clkout0                                                                                pll_clk[1]_DIV                                                                                    0.727        0.000                      0                  216        0.306        0.000                      0                  216  
mmcm_clkout0                                                                                pll_clk[2]_DIV                                                                                    0.694        0.000                      0                  352        0.385        0.000                      0                  352  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm_clkout5                                                                                     32.266        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                mmcm_clkout5                                                                                     11.429        0.000                      0                   10                                                                        
mmcm_clkout0                                                                                mmcm_clkout6                                                                                      1.639        0.000                      0                   36        0.181        0.000                      0                    1  
mmcm_clkout0                                                                                clk_out1_top_clk_wiz_1_0                                                                          1.708        0.000                      0                   66                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.209        0.000                      0                  100        0.136        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     12.095        0.000                      0                  105        0.142        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.539ns (12.250%)  route 3.861ns (87.750%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 39.146 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.261ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.709    11.410    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.194    11.604 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.659    12.263    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.407    39.146    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              1.086    40.232                     
                         clock uncertainty           -0.035    40.197                     
    SLICE_X31Y166        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    40.147    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         40.147                     
                         arrival time                         -12.263                     
  -------------------------------------------------------------------
                         slack                                 27.884                     

Slack (MET) :             27.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.539ns (12.261%)  route 3.857ns (87.739%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 39.146 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.261ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.709    11.410    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.194    11.604 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.655    12.259    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.407    39.146    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              1.086    40.232                     
                         clock uncertainty           -0.035    40.197                     
    SLICE_X31Y166        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    40.150    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         40.150                     
                         arrival time                         -12.259                     
  -------------------------------------------------------------------
                         slack                                 27.891                     

Slack (MET) :             27.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.539ns (12.261%)  route 3.857ns (87.739%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 39.146 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.261ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.709    11.410    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.194    11.604 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.655    12.259    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.407    39.146    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              1.086    40.232                     
                         clock uncertainty           -0.035    40.197                     
    SLICE_X31Y166        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    40.150    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         40.150                     
                         arrival time                         -12.259                     
  -------------------------------------------------------------------
                         slack                                 27.891                     

Slack (MET) :             27.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.588ns (13.690%)  route 3.707ns (86.310%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 39.141 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.261ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173    11.585 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.063    11.648    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    11.718 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.440    12.158    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.402    39.141    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              1.086    40.227                     
                         clock uncertainty           -0.035    40.192                     
    SLICE_X31Y164        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    40.108    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         40.108                     
                         arrival time                         -12.158                     
  -------------------------------------------------------------------
                         slack                                 27.950                     

Slack (MET) :             27.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.588ns (13.690%)  route 3.707ns (86.310%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 39.141 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.261ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173    11.585 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.063    11.648    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    11.718 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.440    12.158    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.402    39.141    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              1.086    40.227                     
                         clock uncertainty           -0.035    40.192                     
    SLICE_X31Y164        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    40.108    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         40.108                     
                         arrival time                         -12.158                     
  -------------------------------------------------------------------
                         slack                                 27.950                     

Slack (MET) :             27.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.588ns (13.690%)  route 3.707ns (86.310%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 39.141 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.261ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173    11.585 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.063    11.648    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    11.718 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.440    12.158    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.402    39.141    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              1.086    40.227                     
                         clock uncertainty           -0.035    40.192                     
    SLICE_X31Y164        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    40.108    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         40.108                     
                         arrival time                         -12.158                     
  -------------------------------------------------------------------
                         slack                                 27.950                     

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.588ns (13.690%)  route 3.707ns (86.310%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 39.141 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.261ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173    11.585 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.063    11.648    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    11.718 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.440    12.158    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.402    39.141    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              1.086    40.227                     
                         clock uncertainty           -0.035    40.192                     
    SLICE_X31Y164        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    40.110    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         40.110                     
                         arrival time                         -12.158                     
  -------------------------------------------------------------------
                         slack                                 27.952                     

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.588ns (13.690%)  route 3.707ns (86.310%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 39.141 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.261ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173    11.585 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.063    11.648    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    11.718 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.440    12.158    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.402    39.141    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              1.086    40.227                     
                         clock uncertainty           -0.035    40.192                     
    SLICE_X31Y164        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    40.110    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         40.110                     
                         arrival time                         -12.158                     
  -------------------------------------------------------------------
                         slack                                 27.952                     

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.588ns (13.690%)  route 3.707ns (86.310%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 39.141 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.261ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173    11.585 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.063    11.648    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    11.718 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.440    12.158    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.402    39.141    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              1.086    40.227                     
                         clock uncertainty           -0.035    40.192                     
    SLICE_X31Y164        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082    40.110    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         40.110                     
                         arrival time                         -12.158                     
  -------------------------------------------------------------------
                         slack                                 27.952                     

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.546ns (12.695%)  route 3.755ns (87.305%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns = ( 39.155 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.416ns (routing 1.261ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.127     8.661    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     8.701 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.711    11.412    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y165        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201    11.613 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.551    12.164    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y165        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.416    39.155    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y165        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              1.086    40.241                     
                         clock uncertainty           -0.035    40.206                     
    SLICE_X30Y165        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083    40.123    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         40.123                     
                         arrival time                         -12.164                     
  -------------------------------------------------------------------
                         slack                                 27.959                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.104ns (26.943%)  route 0.282ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.473ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Net Delay (Source):      2.396ns (routing 1.261ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.377ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664     3.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.396     6.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y169        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     6.239 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.282     6.521    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A2
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.764     7.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -1.131     6.342                     
    SLICE_X23Y163        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR2)
                                                      0.146     6.488    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -6.488                     
                         arrival time                           6.521                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.104ns (26.943%)  route 0.282ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.473ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Net Delay (Source):      2.396ns (routing 1.261ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.377ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664     3.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.396     6.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y169        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     6.239 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.282     6.521    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A2
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.764     7.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -1.131     6.342                     
    SLICE_X23Y163        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR2)
                                                      0.146     6.488    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -6.488                     
                         arrival time                           6.521                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.104ns (26.943%)  route 0.282ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.473ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Net Delay (Source):      2.396ns (routing 1.261ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.377ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664     3.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.396     6.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y169        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     6.239 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.282     6.521    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A2
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.764     7.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -1.131     6.342                     
    SLICE_X23Y163        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR2)
                                                      0.146     6.488    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -6.488                     
                         arrival time                           6.521                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.104ns (26.943%)  route 0.282ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.473ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Net Delay (Source):      2.396ns (routing 1.261ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.377ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664     3.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.396     6.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y169        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     6.239 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.282     6.521    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A2
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.764     7.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X23Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -1.131     6.342                     
    SLICE_X23Y163        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR2)
                                                      0.146     6.488    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -6.488                     
                         arrival time                           6.521                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    1.016ns
  Clock Net Delay (Source):      1.474ns (routing 0.664ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.734ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.474     3.866    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y96         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.914 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.096     4.010    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.699     4.926    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                         clock pessimism             -1.016     3.910                     
    SLICE_X86Y97         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     3.966    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.966                     
                         arrival time                           4.010                     
  -------------------------------------------------------------------
                         slack                                  0.044                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      1.260ns (routing 0.664ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.734ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.260     3.652    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X20Y161        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y161        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     3.701 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.105     3.806    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X20Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.459     4.686    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X20Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.990     3.696                     
    SLICE_X20Y163        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.062     3.758    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.758                     
                         arrival time                           3.806                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.048ns (30.968%)  route 0.107ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      1.260ns (routing 0.664ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.734ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.260     3.652    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X20Y161        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y161        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     3.700 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.107     3.807    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X20Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.459     4.686    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X20Y163        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.990     3.696                     
    SLICE_X20Y163        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.062     3.758    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.758                     
                         arrival time                           3.807                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Net Delay (Source):      1.510ns (routing 0.664ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.734ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.510     3.902    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y100        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.951 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/Q
                         net (fo=1, routed)           0.031     3.982    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[21]
    SLICE_X89Y100        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.997 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[20]_i_1/O
                         net (fo=1, routed)           0.015     4.012    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[20]_i_1_n_0
    SLICE_X89Y100        FDSE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.741     4.968    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y100        FDSE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                         clock pessimism             -1.061     3.907                     
    SLICE_X89Y100        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.963    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.963                     
                         arrival time                           4.012                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.901ns
    Clock Pessimism Removal (CPR):    1.060ns
  Clock Net Delay (Source):      1.509ns (routing 0.664ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.734ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.509     3.901    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y99         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.950 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/Q
                         net (fo=1, routed)           0.031     3.981    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[31]
    SLICE_X89Y99         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     3.996 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.015     4.011    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X89Y99         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.739     4.966    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y99         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -1.060     3.906                     
    SLICE_X89Y99         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.962    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.962                     
                         arrival time                           4.011                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.993ns
  Clock Net Delay (Source):      1.206ns (routing 0.664ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.734ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.206     3.598    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X25Y161        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.646 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.034     3.680    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[7]
    SLICE_X25Y161        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     3.725 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.016     3.741    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_9
    SLICE_X25Y161        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.402     4.629    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y161        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -0.993     3.636                     
    SLICE_X25Y161        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.692    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.692                     
                         arrival time                           3.741                     
  -------------------------------------------------------------------
                         slack                                  0.049                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X0Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X20Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.212ns (12.687%)  route 1.459ns (87.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 5.952 - 3.332 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.335ns, distribution 1.412ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.309ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.747     3.154    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y105         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.271 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.220     3.491    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X1Y108         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     3.586 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           1.239     4.825    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X1Y168         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.552     5.952    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y168         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.364     6.317                     
                         clock uncertainty           -0.035     6.282                     
    SLICE_X1Y168         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.343    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          6.343                     
                         arrival time                          -4.825                     
  -------------------------------------------------------------------
                         slack                                  1.518                     

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.188ns (12.492%)  route 1.317ns (87.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 5.927 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.019     4.300    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X2Y105         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.371 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.298     4.669    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.527     5.927    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.415     6.342                     
                         clock uncertainty           -0.035     6.307                     
    SLICE_X2Y105         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.223    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          6.223                     
                         arrival time                          -4.669                     
  -------------------------------------------------------------------
                         slack                                  1.554                     

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.188ns (12.492%)  route 1.317ns (87.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 5.927 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.019     4.300    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X2Y105         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.371 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.298     4.669    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.527     5.927    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.415     6.342                     
                         clock uncertainty           -0.035     6.307                     
    SLICE_X2Y105         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.225    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          6.225                     
                         arrival time                          -4.669                     
  -------------------------------------------------------------------
                         slack                                  1.556                     

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.188ns (12.492%)  route 1.317ns (87.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 5.927 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.019     4.300    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X2Y105         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.371 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.298     4.669    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.527     5.927    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.415     6.342                     
                         clock uncertainty           -0.035     6.307                     
    SLICE_X2Y105         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     6.225    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          6.225                     
                         arrival time                          -4.669                     
  -------------------------------------------------------------------
                         slack                                  1.556                     

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.188ns (12.575%)  route 1.307ns (87.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 5.925 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.019     4.300    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X2Y105         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.371 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.288     4.659    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.525     5.925    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.415     6.340                     
                         clock uncertainty           -0.035     6.305                     
    SLICE_X2Y105         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.222    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.222                     
                         arrival time                          -4.659                     
  -------------------------------------------------------------------
                         slack                                  1.563                     

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.117ns (9.677%)  route 1.092ns (90.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 5.925 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.092     4.373    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.525     5.925    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.415     6.340                     
                         clock uncertainty           -0.035     6.305                     
    SLICE_X1Y105         FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.083     6.222    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.222                     
                         arrival time                          -4.373                     
  -------------------------------------------------------------------
                         slack                                  1.849                     

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.117ns (9.677%)  route 1.092ns (90.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 5.925 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.092     4.373    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.525     5.925    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.415     6.340                     
                         clock uncertainty           -0.035     6.305                     
    SLICE_X1Y105         FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.083     6.222    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          6.222                     
                         arrival time                          -4.373                     
  -------------------------------------------------------------------
                         slack                                  1.849                     

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.117ns (9.677%)  route 1.092ns (90.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 5.925 - 3.332 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.335ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.757     3.164    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.092     4.373    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.525     5.925    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.415     6.340                     
                         clock uncertainty           -0.035     6.305                     
    SLICE_X1Y105         FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.083     6.222    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          6.222                     
                         arrival time                          -4.373                     
  -------------------------------------------------------------------
                         slack                                  1.849                     

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.357ns (28.424%)  route 0.899ns (71.576%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 5.925 - 3.332 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.335ns, distribution 1.410ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.745     3.152    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.266 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.391     3.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X2Y105         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     3.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.075     3.905    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y105         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.975 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.433     4.408    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.525     5.925    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.496     6.422                     
                         clock uncertainty           -0.035     6.387                     
    SLICE_X2Y105         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.447    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.447                     
                         arrival time                          -4.408                     
  -------------------------------------------------------------------
                         slack                                  2.039                     

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.417ns (34.152%)  route 0.804ns (65.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 5.910 - 3.332 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.335ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.309ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.717     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.407 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.740     3.147    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y105         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.261 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.230     3.491    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X2Y105         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     3.695 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.108     3.803    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X2Y105         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.099     3.902 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.466     4.368    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.623     4.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.400 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.510     5.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y108         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.479     6.390                     
                         clock uncertainty           -0.035     6.354                     
    SLICE_X1Y108         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.413    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          6.413                     
                         arrival time                          -4.368                     
  -------------------------------------------------------------------
                         slack                                  2.045                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y105         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.345 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.039     1.384    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X1Y105         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015     1.399 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.014     1.413    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.854     1.795    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.493     1.301                     
    SLICE_X1Y105         FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.357    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357                     
                         arrival time                           1.413                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.105ns (65.217%)  route 0.056ns (34.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.142ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y105         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.345 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.044     1.389    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X1Y105         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.057     1.446 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.012     1.458    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.856     1.797    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.458     1.339                     
    SLICE_X1Y105         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.395    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.395                     
                         arrival time                           1.458                     
  -------------------------------------------------------------------
                         slack                                  0.064                     

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.142ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y105         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.346 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.036     1.382    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X2Y105         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.038     1.420 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.011     1.431    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.855     1.796    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.493     1.302                     
    SLICE_X2Y105         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.358    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358                     
                         arrival time                           1.431                     
  -------------------------------------------------------------------
                         slack                                  0.073                     

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.080ns (57.143%)  route 0.060ns (42.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y105         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.345 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.044     1.389    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X1Y105         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     1.421 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.016     1.437    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.854     1.795    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.493     1.301                     
    SLICE_X1Y105         FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.357    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.357                     
                         arrival time                           1.437                     
  -------------------------------------------------------------------
                         slack                                  0.080                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.088ns (61.111%)  route 0.056ns (38.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y105         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.345 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.044     1.389    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X1Y105         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     1.429 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.012     1.441    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.854     1.795    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.493     1.301                     
    SLICE_X1Y105         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.357    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.357                     
                         arrival time                           1.441                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.093ns (50.820%)  route 0.090ns (49.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.142ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y105         FDSE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y105         FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.345 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.074     1.419    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y105         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.464 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.016     1.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.855     1.796    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.458     1.338                     
    SLICE_X2Y105         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.394    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.480                     
  -------------------------------------------------------------------
                         slack                                  0.087                     

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.104ns (66.242%)  route 0.053ns (33.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.142ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.709     1.297    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y105         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.346 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.039     1.385    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X2Y105         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.055     1.440 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]_i_1/O
                         net (fo=1, routed)           0.014     1.454    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[0]
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.855     1.796    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y105         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism             -0.493     1.302                     
    SLICE_X2Y105         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.358    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358                     
                         arrival time                           1.454                     
  -------------------------------------------------------------------
                         slack                                  0.096                     

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Net Delay (Source):      0.736ns (routing 0.127ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.142ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.736     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.372 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.143     1.515    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.875     1.816    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.486     1.329                     
    SLICE_X22Y87         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.385    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.385                     
                         arrival time                           1.515                     
  -------------------------------------------------------------------
                         slack                                  0.130                     

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.142ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.737     1.325    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y86         FDPE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y86         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.374 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.144     1.518    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X22Y86         FDPE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.876     1.817    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y86         FDPE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.486     1.330                     
    SLICE_X22Y86         FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.386    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.386                     
                         arrival time                           1.518                     
  -------------------------------------------------------------------
                         slack                                  0.132                     

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Net Delay (Source):      0.736ns (routing 0.127ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.142ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.588 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.736     1.324    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y87         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.373 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.208     1.581    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.910    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.941 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.875     1.816    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y87         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.486     1.329                     
    SLICE_X22Y87         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.385    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.385                     
                         arrival time                           1.581                     
  -------------------------------------------------------------------
                         slack                                  0.196                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         3.332       1.953      BUFGCE_X0Y47     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.332       2.261      MMCME3_ADV_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X1Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X2Y105     top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.295ns (9.791%)  route 2.718ns (90.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 6.943 - 3.332 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.335ns, distribution 1.644ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.309ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.979     3.707    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[10]
    SLICE_X16Y149        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y149        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.825 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=551, routed)         2.691     6.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/out
    SLICE_X1Y142         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     6.693 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_20__13/O
                         net (fo=1, routed)           0.027     6.720    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt[10]
    SLICE_X1Y142         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.707     6.943    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X1Y142         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[10]/C
                         clock pessimism             -0.080     6.863                     
                         clock uncertainty           -0.054     6.809                     
    SLICE_X1Y142         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.868    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[10]
  -------------------------------------------------------------------
                         required time                          6.868                     
                         arrival time                          -6.720                     
  -------------------------------------------------------------------
                         slack                                  0.149                     

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.295ns (9.797%)  route 2.716ns (90.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 6.942 - 3.332 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.335ns, distribution 1.644ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.309ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.979     3.707    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[10]
    SLICE_X16Y149        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y149        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.825 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=551, routed)         2.689     6.514    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X1Y142         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     6.691 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_21__6/O
                         net (fo=1, routed)           0.027     6.718    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[9]
    SLICE_X1Y142         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.706     6.942    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X1Y142         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[9]/C
                         clock pessimism             -0.080     6.862                     
                         clock uncertainty           -0.054     6.808                     
    SLICE_X1Y142         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.868    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[9]
  -------------------------------------------------------------------
                         required time                          6.868                     
                         arrival time                          -6.718                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.294ns (9.767%)  route 2.716ns (90.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 6.943 - 3.332 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.335ns, distribution 1.644ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.309ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.979     3.707    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[10]
    SLICE_X16Y149        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y149        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.825 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=551, routed)         2.686     6.511    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/out
    SLICE_X1Y142         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.176     6.687 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_24__13/O
                         net (fo=1, routed)           0.030     6.717    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt[6]
    SLICE_X1Y142         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.707     6.943    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X1Y142         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[6]/C
                         clock pessimism             -0.080     6.863                     
                         clock uncertainty           -0.054     6.809                     
    SLICE_X1Y142         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.868    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[6]
  -------------------------------------------------------------------
                         required time                          6.868                     
                         arrival time                          -6.717                     
  -------------------------------------------------------------------
                         slack                                  0.152                     

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.114ns (3.958%)  route 2.766ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 6.997 - 3.332 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.335ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.309ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.948     3.676    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rd_data_indx_r_reg_3_sn_1
    SLICE_X21Y93         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.790 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.766     6.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.ram_init_done_r_lcl_sts_reg[3]_0
    SLICE_X14Y141        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.761     6.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X14Y141        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][1]/C
                         clock pessimism             -0.151     6.847                     
                         clock uncertainty           -0.054     6.793                     
    SLICE_X14Y141        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.709    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][1]
  -------------------------------------------------------------------
                         required time                          6.709                     
                         arrival time                          -6.556                     
  -------------------------------------------------------------------
                         slack                                  0.153                     

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.114ns (3.958%)  route 2.766ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 6.997 - 3.332 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.335ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.309ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.948     3.676    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rd_data_indx_r_reg_3_sn_1
    SLICE_X21Y93         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.790 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.766     6.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.ram_init_done_r_lcl_sts_reg[3]_0
    SLICE_X14Y141        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.761     6.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X14Y141        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][0]/C
                         clock pessimism             -0.151     6.847                     
                         clock uncertainty           -0.054     6.793                     
    SLICE_X14Y141        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     6.711    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][0]
  -------------------------------------------------------------------
                         required time                          6.711                     
                         arrival time                          -6.556                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.114ns (3.958%)  route 2.766ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 6.997 - 3.332 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.335ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.309ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.948     3.676    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rd_data_indx_r_reg_3_sn_1
    SLICE_X21Y93         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.790 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.766     6.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.ram_init_done_r_lcl_sts_reg[3]_0
    SLICE_X14Y141        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.761     6.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X14Y141        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][2]/C
                         clock pessimism             -0.151     6.847                     
                         clock uncertainty           -0.054     6.793                     
    SLICE_X14Y141        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     6.711    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[62][2]
  -------------------------------------------------------------------
                         required time                          6.711                     
                         arrival time                          -6.556                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.244ns (7.987%)  route 2.811ns (92.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 6.934 - 3.332 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.838ns (routing 0.335ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.309ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.838     3.566    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y91          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.680 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=873, routed)         2.782     6.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X9Y41          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     6.592 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg[3]_i_1__13/O
                         net (fo=1, routed)           0.029     6.621    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_1[1]
    SLICE_X9Y41          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.698     6.934    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X9Y41          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
                         clock pessimism             -0.151     6.784                     
                         clock uncertainty           -0.054     6.730                     
    SLICE_X9Y41          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.789    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.789                     
                         arrival time                          -6.621                     
  -------------------------------------------------------------------
                         slack                                  0.168                     

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.245ns (8.030%)  route 2.806ns (91.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 6.934 - 3.332 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.838ns (routing 0.335ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.309ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.838     3.566    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y91          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.680 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=873, routed)         2.783     6.463    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X9Y41          LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     6.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg[7]_i_1__13/O
                         net (fo=1, routed)           0.023     6.617    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_1[5]
    SLICE_X9Y41          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.698     6.934    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X9Y41          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
                         clock pessimism             -0.151     6.784                     
                         clock uncertainty           -0.054     6.730                     
    SLICE_X9Y41          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.789    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.789                     
                         arrival time                          -6.617                     
  -------------------------------------------------------------------
                         slack                                  0.172                     

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.291ns (9.560%)  route 2.753ns (90.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 6.933 - 3.332 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.838ns (routing 0.335ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.309ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.838     3.566    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y91          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.680 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=873, routed)         2.726     6.406    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X10Y38         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     6.583 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg[13]_i_1__10/O
                         net (fo=1, routed)           0.027     6.610    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[13]_1[9]
    SLICE_X10Y38         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.697     6.933    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X10Y38         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[13]/C
                         clock pessimism             -0.151     6.783                     
                         clock uncertainty           -0.054     6.729                     
    SLICE_X10Y38         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.788    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.788                     
                         arrival time                          -6.610                     
  -------------------------------------------------------------------
                         slack                                  0.178                     

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.289ns (9.254%)  route 2.834ns (90.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 6.945 - 3.332 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.838ns (routing 0.335ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.309ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.838     3.566    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y91          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.680 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=873, routed)         2.807     6.487    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X9Y60          LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     6.662 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg[2]_i_1__19/O
                         net (fo=1, routed)           0.027     6.689    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[13]_1[0]
    SLICE_X9Y60          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.709     6.945    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X9Y60          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
                         clock pessimism             -0.082     6.863                     
                         clock uncertainty           -0.054     6.809                     
    SLICE_X9Y60          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.868    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.868                     
                         arrival time                          -6.689                     
  -------------------------------------------------------------------
                         slack                                  0.179                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_ro_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      0.810ns (routing 0.127ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.142ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.810     1.890    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/per_cas_block_req_reg_0
    SLICE_X14Y113        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.939 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_reg[10]/Q
                         net (fo=3, routed)           0.077     2.016    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_reg[10]
    SLICE_X15Y113        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     2.047 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_ro_i_1/O
                         net (fo=1, routed)           0.016     2.063    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_ro_nxt
    SLICE_X15Y113        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_ro_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.970     1.961    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/per_cas_block_req_reg_0
    SLICE_X15Y113        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_ro_reg/C
                         clock pessimism              0.017     1.978                     
    SLICE_X15Y113        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.034    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_low_ro_reg
  -------------------------------------------------------------------
                         required time                         -2.034                     
                         arrival time                           2.063                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.093ns (50.000%)  route 0.093ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      0.800ns (routing 0.127ns, distribution 0.673ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.142ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.800     1.880    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X10Y63         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[250]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y63         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.928 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[250]/Q
                         net (fo=1, routed)           0.081     2.009    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut[250]
    SLICE_X11Y63         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045     2.054 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[250]_i_1/O
                         net (fo=1, routed)           0.012     2.066    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[250]
    SLICE_X11Y63         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[250]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.973     1.964    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X11Y63         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[250]/C
                         clock pessimism              0.017     1.981                     
    SLICE_X11Y63         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.037    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[250]
  -------------------------------------------------------------------
                         required time                         -2.037                     
                         arrival time                           2.066                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.094ns (52.809%)  route 0.084ns (47.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Net Delay (Source):      0.791ns (routing 0.127ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.142ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.791     1.871    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X6Y63          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[244]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y63          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.920 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[244]/Q
                         net (fo=1, routed)           0.072     1.992    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut[244]
    SLICE_X7Y63          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045     2.037 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[244]_i_1/O
                         net (fo=1, routed)           0.012     2.049    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[244]
    SLICE_X7Y63          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[244]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.956     1.947    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X7Y63          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[244]/C
                         clock pessimism              0.016     1.963                     
    SLICE_X7Y63          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.019    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[244]
  -------------------------------------------------------------------
                         required time                         -2.019                     
                         arrival time                           2.049                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.087ns (49.432%)  route 0.089ns (50.568%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.844ns (routing 0.127ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.142ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.844     1.924    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X11Y131        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[413]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y131        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.972 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[413]/Q
                         net (fo=1, routed)           0.076     2.048    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data6[29]
    SLICE_X13Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     2.063 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[29]_i_3/O
                         net (fo=1, routed)           0.000     2.063    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[29]_i_3_n_0
    SLICE_X13Y131        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.024     2.087 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[29]_i_1/O
                         net (fo=1, routed)           0.013     2.100    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[29]_i_1_n_0
    SLICE_X13Y131        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.010     2.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X13Y131        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[29]/C
                         clock pessimism              0.013     2.014                     
    SLICE_X13Y131        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.070    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.070                     
                         arrival time                           2.100                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Net Delay (Source):      0.800ns (routing 0.127ns, distribution 0.673ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.142ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.800     1.880    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X2Y122         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[75]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y122         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[75]/Q
                         net (fo=3, routed)           0.093     2.021    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[75]
    SLICE_X2Y123         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[75]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.960     1.951    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X2Y123         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[75]/C
                         clock pessimism             -0.017     1.934                     
    SLICE_X2Y123         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.990    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.990                     
                         arrival time                           2.021                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.107ns (26.750%)  route 0.293ns (73.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.761ns (routing 0.309ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.335ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.761     3.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X22Y135        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[181]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.772 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[181]/Q
                         net (fo=1, routed)           0.293     4.065    static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[181]
    SLICE_X23Y139        SRLC32E                                      r  static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.981     3.709    static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X23Y139        SRLC32E                                      r  static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32/CLK
                         clock pessimism              0.081     3.789                     
    SLICE_X23Y139        SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.244     4.033    static           top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32
  -------------------------------------------------------------------
                         required time                         -4.033                     
                         arrival time                           4.065                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[344]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][344]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.103ns (24.939%)  route 0.310ns (75.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.754ns (routing 0.309ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.335ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.754     3.658    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X22Y143        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[344]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y143        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[344]/Q
                         net (fo=1, routed)           0.310     4.071    static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[344]
    SLICE_X23Y145        SRLC32E                                      r  static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][344]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.987     3.715    static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X23Y145        SRLC32E                                      r  static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][344]_srl32/CLK
                         clock pessimism              0.080     3.795                     
    SLICE_X23Y145        SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.244     4.039    static           top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][344]_srl32
  -------------------------------------------------------------------
                         required time                         -4.039                     
                         arrival time                           4.071                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.107ns (26.420%)  route 0.298ns (73.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Net Delay (Source):      1.771ns (routing 0.309ns, distribution 1.462ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.335ns, distribution 1.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.771     3.675    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X23Y130        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[119]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y130        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     3.782 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[119]/Q
                         net (fo=1, routed)           0.298     4.080    static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[119]
    SLICE_X23Y129        SRLC32E                                      r  static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.988     3.716    static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X23Y129        SRLC32E                                      r  static         top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32/CLK
                         clock pessimism              0.012     3.728                     
    SLICE_X23Y129        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.320     4.048    static           top_i/memory_ss/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32
  -------------------------------------------------------------------
                         required time                         -4.048                     
                         arrival time                           4.080                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.873ns (routing 0.127ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.142ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.873     1.953    static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X24Y142        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y142        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.001 r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=213, routed)         0.123     2.124    static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH0
    SLICE_X24Y139        RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.054     2.045    static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X24Y139        RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
                         clock pessimism             -0.028     2.017                     
    SLICE_X24Y139        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.092    static           top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA
  -------------------------------------------------------------------
                         required time                         -2.092                     
                         arrival time                           2.124                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.873ns (routing 0.127ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.142ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.873     1.953    static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X24Y142        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y142        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.001 r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=213, routed)         0.123     2.124    static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH0
    SLICE_X24Y139        RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.054     2.045    static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X24Y139        RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
                         clock pessimism             -0.028     2.017                     
    SLICE_X24Y139        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.092    static           top_i/memory_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.092                     
                         arrival time                           2.124                     
  -------------------------------------------------------------------
                         slack                                  0.033                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         3.332       1.623      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB36_X3Y20         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         3.332       1.623      RAMB36_X3Y20         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB36_X2Y29         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         3.332       1.623      RAMB36_X2Y29         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB18_X1Y42         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X3Y21         top_i/memory_ss/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y5  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y6  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y7  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y1         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.128      0.928      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.128      0.928      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.138      0.938      BITSLICE_CONTROL_X0Y5  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.139      0.939      BITSLICE_CONTROL_X0Y2  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.142      0.942      BITSLICE_CONTROL_X0Y6  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.143      0.943      BITSLICE_CONTROL_X0Y1  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.144      0.944      BITSLICE_CONTROL_X0Y7  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.145      0.945      BITSLICE_CONTROL_X0Y0  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.243      1.043      BITSLICE_CONTROL_X0Y3  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.244      1.044      BITSLICE_CONTROL_X0Y4  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y2   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y3   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y4   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y5   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y6   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y8   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y9   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y10  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y11  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y2   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y2   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y3   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y3   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y4   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y4   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y2   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y2   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y3   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y3   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y4   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y4   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y10  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y11  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y12  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y13  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y14  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y15  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.417       0.043      PLLE3_ADV_X0Y3          top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y67  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y70  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y72  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y73  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y74  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y79  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y82  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y83  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y84  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y85  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y67  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y67  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y70  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y70  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y72  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y72  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y73  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y73  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y74  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y74  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y67  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y67  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y70  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y70  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y72  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y72  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y73  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y73  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y74  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y74  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y17  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y18  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y19  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y5          top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.122      0.922      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.122      0.922      BITSLICE_CONTROL_X0Y19  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.132      0.932      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.133      0.933      BITSLICE_CONTROL_X0Y18  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.136      0.936      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.137      0.937      BITSLICE_CONTROL_X0Y17  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.138      0.938      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.139      0.939      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.239      1.039      BITSLICE_CONTROL_X0Y19  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.240      1.040      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y130  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y132  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y133  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y134  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y135  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y136  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y138  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y139  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y140  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y141  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y132  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y132  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y133  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y133  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y134  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y134  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y135  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y135  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y132  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y132  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y133  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y133  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y134  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y134  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y135  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y135  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.690ns (23.366%)  route 2.263ns (76.634%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 17.110 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.607ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.765     6.084    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X28Y168        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     6.275 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.527     6.802    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X26Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.852    17.110    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.060    17.050                     
                         clock uncertainty           -0.064    16.986                     
    SLICE_X26Y168        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    16.938    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.938                     
                         arrival time                          -6.802                     
  -------------------------------------------------------------------
                         slack                                 10.136                     

Slack (MET) :             10.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.690ns (23.826%)  route 2.206ns (76.174%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 17.102 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.607ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.765     6.084    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X28Y168        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     6.275 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.470     6.745    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.844    17.102    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.002    17.105                     
                         clock uncertainty           -0.064    17.040                     
    SLICE_X28Y168        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    16.990    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         16.990                     
                         arrival time                          -6.745                     
  -------------------------------------------------------------------
                         slack                                 10.245                     

Slack (MET) :             10.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.844ns (30.558%)  route 1.918ns (69.442%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 17.104 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.607ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.658     5.977    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X28Y168        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     6.150 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_2/O
                         net (fo=1, routed)           0.263     6.413    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_2_n_0
    SLICE_X27Y168        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     6.585 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.026     6.611    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.846    17.104    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.060    17.044                     
                         clock uncertainty           -0.064    16.980                     
    SLICE_X27Y168        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    17.040    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.040                     
                         arrival time                          -6.611                     
  -------------------------------------------------------------------
                         slack                                 10.429                     

Slack (MET) :             10.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.843ns (29.989%)  route 1.968ns (70.011%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 17.102 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.607ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.765     6.084    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X28Y168        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     6.256 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
                         net (fo=1, routed)           0.205     6.461    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
    SLICE_X28Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     6.633 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
                         net (fo=1, routed)           0.027     6.660    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.844    17.102    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.002    17.105                     
                         clock uncertainty           -0.064    17.040                     
    SLICE_X28Y168        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    17.100    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         17.100                     
                         arrival time                          -6.660                     
  -------------------------------------------------------------------
                         slack                                 10.440                     

Slack (MET) :             10.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.799ns (30.004%)  route 1.864ns (69.996%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 17.102 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.607ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.657     5.976    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X27Y168        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     6.091 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.214     6.305    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X28Y168        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     6.490 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.022     6.512    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.844    17.102    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.002    17.105                     
                         clock uncertainty           -0.064    17.040                     
    SLICE_X28Y168        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    17.099    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.099                     
                         arrival time                          -6.512                     
  -------------------------------------------------------------------
                         slack                                 10.587                     

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.780ns (30.362%)  route 1.789ns (69.638%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 17.104 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.607ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.657     5.976    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X27Y168        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     6.110 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, routed)           0.110     6.220    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_26
    SLICE_X27Y168        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.147     6.367 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
                         net (fo=1, routed)           0.051     6.418    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.846    17.104    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.060    17.044                     
                         clock uncertainty           -0.064    16.980                     
    SLICE_X27Y168        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    17.040    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.040                     
                         arrival time                          -6.418                     
  -------------------------------------------------------------------
                         slack                                 10.622                     

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.684ns (26.982%)  route 1.851ns (73.018%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 17.089 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.607ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.633     5.952    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X27Y169        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     6.022 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.220     6.242    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X27Y173        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     6.357 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.027     6.384    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X27Y173        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.831    17.089    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y173        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.060    17.029                     
                         clock uncertainty           -0.064    16.965                     
    SLICE_X27Y173        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    17.024    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         17.024                     
                         arrival time                          -6.384                     
  -------------------------------------------------------------------
                         slack                                 10.640                     

Slack (MET) :             10.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.876ns (33.692%)  route 1.724ns (66.308%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 17.108 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.607ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.519     5.838    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X28Y169        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     6.027 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2/O
                         net (fo=1, routed)           0.207     6.234    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2_n_0
    SLICE_X28Y169        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.422 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.027     6.449    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X28Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.850    17.108    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.002    17.110                     
                         clock uncertainty           -0.064    17.046                     
    SLICE_X28Y169        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    17.106    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         17.106                     
                         arrival time                          -6.449                     
  -------------------------------------------------------------------
                         slack                                 10.657                     

Slack (MET) :             10.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.665ns (27.789%)  route 1.728ns (72.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 17.013 - 13.328 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.659ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.607ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.061     3.822    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X24Y165        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y165        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.936 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/Q
                         net (fo=18, routed)          0.626     4.562    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[8]
    SLICE_X22Y161        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     4.752 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[9]_i_3/O
                         net (fo=6, routed)           0.275     5.027    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[9]_i_3_n_0
    SLICE_X21Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     5.215 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6/O
                         net (fo=7, routed)           0.801     6.016    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
    SLICE_X21Y161        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.173     6.189 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_1/O
                         net (fo=1, routed)           0.026     6.215    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]
    SLICE_X21Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.755    17.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/C
                         clock pessimism             -0.076    16.937                     
                         clock uncertainty           -0.064    16.873                     
    SLICE_X21Y161        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    16.931    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]
  -------------------------------------------------------------------
                         required time                         16.931                     
                         arrival time                          -6.215                     
  -------------------------------------------------------------------
                         slack                                 10.716                     

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.840ns (34.022%)  route 1.629ns (65.978%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 17.104 - 13.328 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.659ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.607ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.088     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.962 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.511     4.473    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X27Y170        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.666 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_5/O
                         net (fo=1, routed)           0.460     5.126    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_2
    SLICE_X29Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.319 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
                         net (fo=22, routed)          0.422     5.741    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
    SLICE_X27Y170        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.150     5.891 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.209     6.100    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X26Y170        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     6.291 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.027     6.318    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X26Y170        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.846    17.104    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y170        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.060    17.044                     
                         clock uncertainty           -0.064    16.980                     
    SLICE_X26Y170        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    17.039    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         17.039                     
                         arrival time                          -6.318                     
  -------------------------------------------------------------------
                         slack                                 10.721                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.320ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y168        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.038 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.075     2.113    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg[2]
    SLICE_X25Y168        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/gnxpm_cdc.wr_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.016     2.144    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0__0
    SLICE_X25Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.040     2.031    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.018     2.049                     
    SLICE_X25Y168        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.105    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105                     
                         arrival time                           2.144                     
  -------------------------------------------------------------------
                         slack                                  0.039                     

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.894ns (routing 0.289ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.320ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.894     1.988    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y168        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.037 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.096     2.133    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[2]
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.060     2.051    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                         clock pessimism             -0.013     2.038                     
    SLICE_X28Y167        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.094    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094                     
                         arrival time                           2.133                     
  -------------------------------------------------------------------
                         slack                                  0.040                     

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.882ns (routing 0.289ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.320ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.882     1.976    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X24Y162        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y162        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.024 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.132     2.156    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X26Y162        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.040     2.031    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X26Y162        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.018     2.049                     
    SLICE_X26Y162        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     2.114    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.114                     
                         arrival time                           2.156                     
  -------------------------------------------------------------------
                         slack                                  0.042                     

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.845ns (routing 0.289ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.320ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.845     1.939    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[15]/Q
                         net (fo=1, routed)           0.034     2.021    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]
    SLICE_X21Y161        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.045     2.066 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=1, routed)           0.016     2.082    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]
    SLICE_X21Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.004     1.995    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[15]/C
                         clock pessimism             -0.016     1.979                     
    SLICE_X21Y161        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.035    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.035                     
                         arrival time                           2.082                     
  -------------------------------------------------------------------
                         slack                                  0.047                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.063ns (58.333%)  route 0.045ns (41.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.899ns (routing 0.289ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.320ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.899     1.993    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X29Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.041 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]/Q
                         net (fo=1, routed)           0.031     2.072    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1[1]
    SLICE_X29Y164        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.015     2.087 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_temp_inferred_i_1__2/O
                         net (fo=2, routed)           0.014     2.101    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_temp
    SLICE_X29Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.051     2.042    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X29Y164        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]/C
                         clock pessimism             -0.044     1.997                     
    SLICE_X29Y164        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     2.053    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.053                     
                         arrival time                           2.101                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.899ns (routing 0.289ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.899     1.993    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y171        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y171        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.041 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/Q
                         net (fo=7, routed)           0.033     2.074    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[4]
    SLICE_X28Y171        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     2.089 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state[8]_i_1/O
                         net (fo=1, routed)           0.014     2.103    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_20
    SLICE_X28Y171        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y171        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.051     1.997                     
    SLICE_X28Y171        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.053    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.053                     
                         arrival time                           2.103                     
  -------------------------------------------------------------------
                         slack                                  0.050                     

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.320ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y168        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.039 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/Q
                         net (fo=9, routed)           0.035     2.074    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/SR[0]
    SLICE_X27Y168        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.089 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3/O
                         net (fo=1, routed)           0.012     2.101    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
    SLICE_X27Y168        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.062     2.053    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.057     1.995                     
    SLICE_X27Y168        FDPE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.051    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.051                     
                         arrival time                           2.101                     
  -------------------------------------------------------------------
                         slack                                  0.050                     

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.889ns (routing 0.289ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.320ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.889     1.983    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X27Y169        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.032 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/Q
                         net (fo=1, routed)           0.033     2.065    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]
    SLICE_X27Y169        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.080 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_i_1__0/O
                         net (fo=1, routed)           0.016     2.096    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_i_1__0_n_0
    SLICE_X27Y169        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.047     2.038    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X27Y169        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/C
                         clock pessimism             -0.049     1.988                     
    SLICE_X27Y169        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.044    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg
  -------------------------------------------------------------------
                         required time                         -2.044                     
                         arrival time                           2.096                     
  -------------------------------------------------------------------
                         slack                                  0.052                     

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.882ns (routing 0.289ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.320ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.882     1.976    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X24Y162        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y162        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     2.024 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.142     2.166    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X26Y162        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.040     2.031    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X26Y162        RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.018     2.049                     
    SLICE_X26Y162        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.065     2.114    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.114                     
                         arrival time                           2.166                     
  -------------------------------------------------------------------
                         slack                                  0.052                     

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Net Delay (Source):      0.894ns (routing 0.289ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.320ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.894     1.988    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y168        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.037 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.037     2.074    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r_reg[0][1]
    SLICE_X28Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015     2.089 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.012     2.101    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.049     2.040    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.047     1.992                     
    SLICE_X28Y168        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.048    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.048                     
                         arrival time                           2.101                     
  -------------------------------------------------------------------
                         slack                                  0.053                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         13.328      11.949     BUFGCE_X0Y27   top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X26Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.058ns (19.509%)  route 4.365ns (80.491%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 10.247 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.592     8.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y55          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     9.133 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[2]_i_1/O
                         net (fo=1, routed)           0.027     9.160    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_11_out[2]
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.653    10.247    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[2]/C
                         clock pessimism             -0.144    10.104                     
                         clock uncertainty           -0.059    10.045                     
    SLICE_X0Y55          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.104    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[2]
  -------------------------------------------------------------------
                         required time                         10.104                     
                         arrival time                          -9.160                     
  -------------------------------------------------------------------
                         slack                                  0.944                     

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.056ns (19.476%)  route 4.366ns (80.524%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 10.247 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.591     8.957    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y55          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     9.130 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[0]_i_1/O
                         net (fo=1, routed)           0.029     9.159    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_11_out[0]
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.653    10.247    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
                         clock pessimism             -0.144    10.104                     
                         clock uncertainty           -0.059    10.045                     
    SLICE_X0Y55          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.104    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]
  -------------------------------------------------------------------
                         required time                         10.104                     
                         arrival time                          -9.159                     
  -------------------------------------------------------------------
                         slack                                  0.945                     

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.954ns (17.690%)  route 4.439ns (82.310%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 10.247 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.667     9.033    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y55          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     9.104 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp[0]_i_1/O
                         net (fo=1, routed)           0.026     9.130    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_13_out[0]
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.653    10.247    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/C
                         clock pessimism             -0.144    10.104                     
                         clock uncertainty           -0.059    10.045                     
    SLICE_X0Y55          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.103    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.103                     
                         arrival time                          -9.130                     
  -------------------------------------------------------------------
                         slack                                  0.973                     

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.954ns (17.706%)  route 4.434ns (82.294%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 10.247 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.665     9.031    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y55          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     9.102 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp[2]_i_1/O
                         net (fo=1, routed)           0.023     9.125    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_13_out[2]
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.653    10.247    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y55          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[2]/C
                         clock pessimism             -0.144    10.104                     
                         clock uncertainty           -0.059    10.045                     
    SLICE_X0Y55          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    10.104    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.104                     
                         arrival time                          -9.125                     
  -------------------------------------------------------------------
                         slack                                  0.979                     

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.015ns (19.162%)  route 4.282ns (80.838%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 10.248 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.309ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.509     8.875    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y59          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     9.007 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[1]_i_1/O
                         net (fo=1, routed)           0.027     9.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_11_out[1]
    SLICE_X0Y59          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.654    10.248    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y59          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[1]/C
                         clock pessimism             -0.144    10.105                     
                         clock uncertainty           -0.059    10.046                     
    SLICE_X0Y59          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.105    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[1]
  -------------------------------------------------------------------
                         required time                         10.105                     
                         arrival time                          -9.034                     
  -------------------------------------------------------------------
                         slack                                  1.071                     

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.013ns (19.128%)  route 4.283ns (80.872%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 10.248 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.309ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.508     8.874    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y59          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     9.004 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[3]_i_1/O
                         net (fo=1, routed)           0.029     9.033    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_11_out[3]
    SLICE_X0Y59          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.654    10.248    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y59          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[3]/C
                         clock pessimism             -0.144    10.105                     
                         clock uncertainty           -0.059    10.046                     
    SLICE_X0Y59          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.105    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[3]
  -------------------------------------------------------------------
                         required time                         10.105                     
                         arrival time                          -9.033                     
  -------------------------------------------------------------------
                         slack                                  1.072                     

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 1.015ns (19.452%)  route 4.203ns (80.548%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 10.238 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.430     8.796    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y78          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     8.928 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[5]_i_1/O
                         net (fo=1, routed)           0.027     8.955    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_11_out[5]
    SLICE_X0Y78          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.644    10.238    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y78          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[5]/C
                         clock pessimism             -0.144    10.095                     
                         clock uncertainty           -0.059    10.036                     
    SLICE_X0Y78          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.095    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[5]
  -------------------------------------------------------------------
                         required time                         10.095                     
                         arrival time                          -8.955                     
  -------------------------------------------------------------------
                         slack                                  1.140                     

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.013ns (19.417%)  route 4.204ns (80.583%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 10.238 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.429     8.795    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y78          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     8.925 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en[5]_i_1/O
                         net (fo=1, routed)           0.029     8.954    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_23_out[5]
    SLICE_X0Y78          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.644    10.238    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y78          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[5]/C
                         clock pessimism             -0.144    10.095                     
                         clock uncertainty           -0.059    10.036                     
    SLICE_X0Y78          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.095    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[5]
  -------------------------------------------------------------------
                         required time                         10.095                     
                         arrival time                          -8.954                     
  -------------------------------------------------------------------
                         slack                                  1.141                     

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.998ns (19.086%)  route 4.231ns (80.914%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 10.260 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.309ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.456     8.822    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X3Y50          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     8.937 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en[1]_i_1/O
                         net (fo=1, routed)           0.029     8.966    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_23_out[1]
    SLICE_X3Y50          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.666    10.260    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X3Y50          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[1]/C
                         clock pessimism             -0.144    10.117                     
                         clock uncertainty           -0.059    10.058                     
    SLICE_X3Y50          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.117    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[1]
  -------------------------------------------------------------------
                         required time                         10.117                     
                         arrival time                          -8.966                     
  -------------------------------------------------------------------
                         slack                                  1.151                     

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.998ns (19.090%)  route 4.230ns (80.911%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 10.260 - 6.664 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.335ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.309ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.976     3.737    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y167         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.853 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.663     4.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y172         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.707 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8/O
                         net (fo=5, routed)           0.311     5.018    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_8_n_0
    SLICE_X8Y172         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     5.111 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12/O
                         net (fo=2, routed)           0.210     5.321    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_12_n_0
    SLICE_X7Y172         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177     5.498 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.657    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_5_n_0
    SLICE_X6Y172         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.830 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.403     6.233    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_2_n_0
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     6.366 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1/O
                         net (fo=38, routed)          2.457     8.823    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X3Y50          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115     8.938 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en[0]_i_1/O
                         net (fo=1, routed)           0.027     8.965    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_23_out[0]
    SLICE_X3Y50          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.666    10.260    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X3Y50          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[0]/C
                         clock pessimism             -0.144    10.117                     
                         clock uncertainty           -0.059    10.058                     
    SLICE_X3Y50          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.117    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[0]
  -------------------------------------------------------------------
                         required time                         10.117                     
                         arrival time                          -8.965                     
  -------------------------------------------------------------------
                         slack                                  1.152                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Net Delay (Source):      0.818ns (routing 0.127ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.142ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.818     1.912    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
    SLICE_X10Y157        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y157        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.960 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.071     2.031    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_riuclk[22]
    SLICE_X9Y157         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.061 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[22]_i_1/O
                         net (fo=1, routed)           0.016     2.077    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_mux[22]
    SLICE_X9Y157         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.972     1.963    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X9Y157         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/C
                         clock pessimism              0.026     1.989                     
    SLICE_X9Y157         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.045    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           2.077                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.142ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.820     1.914    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X10Y159        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y159        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.963 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[21]/Q
                         net (fo=1, routed)           0.144     2.107    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[21]
    SLICE_X11Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.998     1.989    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X11Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[21]/C
                         clock pessimism              0.026     2.015                     
    SLICE_X11Y161        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.070    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.070                     
                         arrival time                           2.107                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Net Delay (Source):      0.841ns (routing 0.127ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.142ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.841     1.935    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X12Y170        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.984 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/Q
                         net (fo=1, routed)           0.136     2.120    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i
    SLICE_X14Y169        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.006     1.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y169        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/C
                         clock pessimism              0.027     2.024                     
    SLICE_X14Y169        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.080    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg
  -------------------------------------------------------------------
                         required time                         -2.080                     
                         arrival time                           2.120                     
  -------------------------------------------------------------------
                         slack                                  0.041                     

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.079ns (47.024%)  route 0.089ns (52.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Net Delay (Source):      0.829ns (routing 0.127ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.142ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.829     1.923    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/clkb
    SLICE_X10Y160        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y160        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.972 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.073     2.045    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X9Y160         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     2.075 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.016     2.091    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X9Y160         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.975     1.966    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/clkb
    SLICE_X9Y160         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.026     1.992                     
    SLICE_X9Y160         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.048    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -2.048                     
                         arrival time                           2.091                     
  -------------------------------------------------------------------
                         slack                                  0.043                     

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[26].mem_Rd_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Net Delay (Source):      0.840ns (routing 0.127ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.142ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.840     1.934    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y163        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[26]/Q
                         net (fo=7, routed)           0.140     2.123    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Q[5]
    SLICE_X15Y163        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[26].mem_Rd_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.006     1.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X15Y163        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[26].mem_Rd_reg[26]/C
                         clock pessimism              0.027     2.023                     
    SLICE_X15Y163        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     2.079    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[26].mem_Rd_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.079                     
                         arrival time                           2.123                     
  -------------------------------------------------------------------
                         slack                                  0.044                     

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.824ns (routing 0.127ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.142ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.824     1.918    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X9Y161         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y161         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.967 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]/Q
                         net (fo=1, routed)           0.033     2.000    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/Sl_DBus[59]
    SLICE_X9Y161         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.045     2.045 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_ReadDBus[27]_INST_0/O
                         net (fo=1, routed)           0.012     2.057    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Read[27]
    SLICE_X9Y161         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.984     1.975    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X9Y161         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[27]/C
                         clock pessimism             -0.019     1.956                     
    SLICE_X9Y161         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.012    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.012                     
                         arrival time                           2.057                     
  -------------------------------------------------------------------
                         slack                                  0.045                     

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.101ns (52.062%)  route 0.093ns (47.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Net Delay (Source):      0.846ns (routing 0.127ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.142ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.846     1.940    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y176        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.988 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[1]/Q
                         net (fo=3, routed)           0.078     2.066    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg_n_0_[1]
    SLICE_X19Y176        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.053     2.119 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.015     2.134    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/p_3_out[2]
    SLICE_X19Y176        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.014     2.005    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y176        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.027     2.032                     
    SLICE_X19Y176        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.088    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.088                     
                         arrival time                           2.134                     
  -------------------------------------------------------------------
                         slack                                  0.047                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.094ns (64.828%)  route 0.051ns (35.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Net Delay (Source):      0.819ns (routing 0.127ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.142ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.819     1.913    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X5Y163         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y163         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.962 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[30]/Q
                         net (fo=1, routed)           0.035     1.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/Sl_DBus[33]
    SLICE_X5Y163         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.045     2.042 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_ReadDBus[1]_INST_0/O
                         net (fo=1, routed)           0.016     2.058    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Read[1]
    SLICE_X5Y163         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.981     1.972    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X5Y163         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
                         clock pessimism             -0.017     1.955                     
    SLICE_X5Y163         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.011    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.011                     
                         arrival time                           2.058                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.846ns (routing 0.127ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.142ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.846     1.940    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X15Y174        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y174        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.989 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/Q
                         net (fo=2, routed)           0.033     2.022    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow
    SLICE_X15Y174        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     2.037 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/ex_hold_div_overflow_i_1/O
                         net (fo=1, routed)           0.012     2.049    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg_0
    SLICE_X15Y174        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.011     2.002    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X15Y174        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
                         clock pessimism             -0.056     1.945                     
    SLICE_X15Y174        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.001    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg
  -------------------------------------------------------------------
                         required time                         -2.001                     
                         arrival time                           2.049                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.793ns (routing 0.127ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.142ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.793     1.887    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
    SLICE_X2Y131         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y131         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.935 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.031     1.966    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_riuclk[15]
    SLICE_X2Y131         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.981 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[15]_i_1/O
                         net (fo=1, routed)           0.016     1.997    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_mux[15]
    SLICE_X2Y131         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.945     1.936    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X2Y131         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[15]/C
                         clock pessimism             -0.043     1.892                     
    SLICE_X2Y131         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.948    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.948                     
                         arrival time                           1.997                     
  -------------------------------------------------------------------
                         slack                                  0.049                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y1   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y2   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y3   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y4   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y5   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.777       0.623      BITSLICE_CONTROL_X0Y23  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.776       0.624      BITSLICE_CONTROL_X0Y16  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.774       0.626      BITSLICE_CONTROL_X0Y22  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.774       0.626      BITSLICE_CONTROL_X0Y17  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.773       0.627      BITSLICE_CONTROL_X0Y7   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.772       0.628      BITSLICE_CONTROL_X0Y0   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.770       0.630      BITSLICE_CONTROL_X0Y1   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.770       0.630      BITSLICE_CONTROL_X0Y21  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.770       0.630      BITSLICE_CONTROL_X0Y6   top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.769       0.631      BITSLICE_CONTROL_X0Y18  top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_1_0
  To Clock:  clk_out1_top_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.905ns (18.394%)  route 4.015ns (81.606%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.562ns (routing 1.099ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.008ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.562     4.328    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X48Y92         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y92         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     4.445 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           0.973     5.418    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[28]
    SLICE_X47Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     5.591 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     5.591    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X47Y92         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     5.934 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     6.027    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X47Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.134     6.161 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=76, routed)          1.529     7.690    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X40Y102        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.138     7.828 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=7, routed)           1.420     9.248    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra_2[5]
    RAMB36_X5Y20         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/ADDRARDADDR[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.296    14.232    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y20         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                         clock pessimism             -0.020    14.212                     
                         clock uncertainty           -0.072    14.140                     
    RAMB36_X5Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439    13.701    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra
  -------------------------------------------------------------------
                         required time                         13.701                     
                         arrival time                          -9.248                     
  -------------------------------------------------------------------
                         slack                                  4.453                     

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.975ns (20.045%)  route 3.889ns (79.955%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.562ns (routing 1.099ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.275ns (routing 1.008ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.562     4.328    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X48Y92         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y92         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     4.445 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           0.973     5.418    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[28]
    SLICE_X47Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     5.591 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     5.591    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X47Y92         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     5.934 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     6.027    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X47Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.134     6.161 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=76, routed)          0.865     7.026    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X47Y103        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     7.066 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__14/O
                         net (fo=1, routed)           0.000     7.066    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_3
    SLICE_X47Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.099     7.165 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=71, routed)          1.197     8.362    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    SLICE_X34Y94         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     8.431 r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=2, routed)           0.761     9.192    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X4Y18         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.275    14.211    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y18         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.020    14.191                     
                         clock uncertainty           -0.072    14.120                     
    RAMB36_X4Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    13.658    static           top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.658                     
                         arrival time                          -9.192                     
  -------------------------------------------------------------------
                         slack                                  4.465                     

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.905ns (36.954%)  route 3.250ns (63.046%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.008ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         2.288     9.542    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/EX_PipeRun
    SLICE_X34Y51         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.270    14.206    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X34Y51         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
                         clock pessimism             -0.078    14.127                     
                         clock uncertainty           -0.072    14.056                     
    SLICE_X34Y51         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.009    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.009                     
                         arrival time                          -9.542                     
  -------------------------------------------------------------------
                         slack                                  4.466                     

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.905ns (39.564%)  route 2.910ns (60.436%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.008ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         1.948     9.202    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/EX_PipeRun
    RAMB36_X4Y16         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.287    14.223    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X4Y16         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                         clock pessimism             -0.020    14.203                     
                         clock uncertainty           -0.072    14.131                     
    RAMB36_X4Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    13.669    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra
  -------------------------------------------------------------------
                         required time                         13.669                     
                         arrival time                          -9.202                     
  -------------------------------------------------------------------
                         slack                                  4.467                     

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 2.115ns (44.762%)  route 2.610ns (55.238%))
  Logic Levels:           6  (AND2B1L=1 CARRY8=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.275ns (routing 1.008ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         0.597     7.851    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/EX_PipeRun
    SLICE_X40Y97         AND2B1L (Prop_EFF_SLICEM_DI_O)
                                                      0.090     7.941 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.426     8.367    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X36Y95         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     8.487 r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.625     9.112    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X4Y18         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.275    14.211    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.020    14.191                     
                         clock uncertainty           -0.072    14.120                     
    RAMB36_X4Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    13.658    static           top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.658                     
                         arrival time                          -9.112                     
  -------------------------------------------------------------------
                         slack                                  4.545                     

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.115ns (45.377%)  route 2.546ns (54.623%))
  Logic Levels:           6  (AND2B1L=1 CARRY8=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 14.219 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.283ns (routing 1.008ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         0.597     7.851    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/EX_PipeRun
    SLICE_X40Y97         AND2B1L (Prop_EFF_SLICEM_DI_O)
                                                      0.090     7.941 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.426     8.367    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X36Y95         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     8.487 r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.561     9.048    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X4Y19         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.283    14.219    static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y19         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.020    14.199                     
                         clock uncertainty           -0.072    14.127                     
    RAMB36_X4Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    13.665    static           top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.665                     
                         arrival time                          -9.048                     
  -------------------------------------------------------------------
                         slack                                  4.617                     

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 2.037ns (40.178%)  route 3.033ns (59.822%))
  Logic Levels:           5  (CARRY8=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.228 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.292ns (routing 1.008ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         1.106     8.360    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X46Y89         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     8.492 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i[0]_i_1/O
                         net (fo=32, routed)          0.965     9.457    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/E[0]
    SLICE_X43Y96         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.292    14.228    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y96         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/C
                         clock pessimism             -0.020    14.208                     
                         clock uncertainty           -0.072    14.137                     
    SLICE_X43Y96         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    14.090    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.090                     
                         arrival time                          -9.457                     
  -------------------------------------------------------------------
                         slack                                  4.632                     

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.905ns (37.663%)  route 3.153ns (62.337%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.285ns (routing 1.008ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         2.191     9.445    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_PipeRun
    SLICE_X48Y83         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.285    14.221    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X48Y83         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
                         clock pessimism             -0.020    14.201                     
                         clock uncertainty           -0.072    14.130                     
    SLICE_X48Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    14.080    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg
  -------------------------------------------------------------------
                         required time                         14.080                     
                         arrival time                          -9.445                     
  -------------------------------------------------------------------
                         slack                                  4.634                     

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.905ns (38.138%)  route 3.090ns (61.862%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 1.099ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.008ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.621     4.387    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E2                                     r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      1.280     5.667 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[17]
                         net (fo=2, routed)           0.855     6.522    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOUTADOUT[7]
    SLICE_X40Y89         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.713 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__205/O
                         net (fo=1, routed)           0.000     6.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     7.046 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=7, routed)           0.013     7.059    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.078 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.172    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     7.254 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=161, routed)         2.128     9.382    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/EX_PipeRun
    SLICE_X35Y48         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.278    14.214    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X35Y48         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/C
                         clock pessimism             -0.078    14.135                     
                         clock uncertainty           -0.072    14.064                     
    SLICE_X35Y48         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    14.017    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.017                     
                         arrival time                          -9.382                     
  -------------------------------------------------------------------
                         slack                                  4.634                     

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_1_0 rise@10.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.428ns (27.912%)  route 3.688ns (72.088%))
  Logic Levels:           7  (CARRY8=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.562ns (routing 1.099ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.008ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.246 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.683    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.766 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.562     4.328    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X48Y92         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y92         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     4.445 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           0.973     5.418    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[28]
    SLICE_X47Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     5.591 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     5.591    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X47Y92         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     5.934 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     6.027    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X47Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     6.082 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=1, routed)           0.688     6.770    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X40Y91         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.961 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__13/O
                         net (fo=1, routed)           0.000     6.961    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_6
    SLICE_X40Y91         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     7.305 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.399    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
    SLICE_X40Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     7.472 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=325, routed)         1.560     9.032    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X47Y106        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     9.164 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=2, routed)           0.280     9.444    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r                 
    G10                                               0.000    10.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.489 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.861    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.936 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        2.294    14.230    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X47Y107        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C
                         clock pessimism             -0.020    14.210                     
                         clock uncertainty           -0.072    14.139                     
    SLICE_X47Y107        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.091    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.091                     
                         arrival time                          -9.444                     
  -------------------------------------------------------------------
                         slack                                  4.646                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.258%)  route 0.182ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Net Delay (Source):      1.129ns (routing 0.541ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.601ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.129     2.229    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X35Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y85         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.278 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/Q
                         net (fo=6, estimated)        0.182     2.459    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/M_AXI_DP_WDATA[22]
    SLICE_X36Y82         SRL16E                                       r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.338     2.334    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X36Y82         SRL16E                                       r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16/CLK
                         clock pessimism             -0.011     2.323                     
    SLICE_X36Y82         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.446    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                         -2.446                     
                         arrival time                           2.459                     
  -------------------------------------------------------------------
                         slack                                  0.013                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC_D1/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_1_0 rise@0.000ns - clk_out1_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.144ns (routing 0.541ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.601ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.906 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.073    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.100 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.144     2.244    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/s_sc_aclk
    SLICE_X43Y75         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y75         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.292 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=232, routed)         0.111     2.403    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRH3
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAME/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         top_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         top_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         top_i/clk_wiz_1/inst/clk_in1_top_clk_wiz_1_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.756 r  static         top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.965    static         top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.996 r  static         top_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7740, routed)        1.346     2.342    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X43Y73         RAMD32                                       r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAME/CLK
                         clock pessimism             -0.045     2.298                     
    SLICE_X43Y73         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.373    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAME
  -------------------------------------------------------------------
                         required time                         -2.373                     
                         arrival time                           2.403                     
  -------------------------------------------------------------------
                         slack                                  0.030                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X5Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X5Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y21  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y21  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y20  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X4Y20  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X5Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X5Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y16  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X5Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X5Y17  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.859ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.473ns (29.637%)  route 1.123ns (70.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.253ns = ( 22.920 - 16.667 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.682ns (routing 1.387ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.271ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784     4.784    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.867 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.682     7.549    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y85         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.663 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.573     8.236    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X47Y84         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     8.410 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.206     8.616    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X47Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     8.801 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.344     9.145    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    20.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.526 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.394    22.920    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              1.167    24.086                     
                         clock uncertainty           -0.035    24.051                     
    SLICE_X47Y85         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    24.004    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         24.004                     
                         arrival time                          -9.145                     
  -------------------------------------------------------------------
                         slack                                 14.859                     

Slack (MET) :             15.378ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.186ns  (logic 0.321ns (27.066%)  route 0.865ns (72.934%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns = ( 39.590 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.398ns (routing 1.271ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.317    25.025    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y85         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071    25.096 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.307    25.403    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.398    39.590    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              1.167    40.757                     
                         clock uncertainty           -0.035    40.721                     
    SLICE_X46Y85         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    40.781    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.781                     
                         arrival time                         -25.403                     
  -------------------------------------------------------------------
                         slack                                 15.378                     

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.059ns  (logic 0.423ns (39.943%)  route 0.636ns (60.057%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 39.592 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.271ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.372    25.080    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y85         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.173    25.253 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.023    25.277    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.400    39.592    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              1.167    40.759                     
                         clock uncertainty           -0.035    40.723                     
    SLICE_X46Y85         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    40.782    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.782                     
                         arrival time                         -25.276                     
  -------------------------------------------------------------------
                         slack                                 15.506                     

Slack (MET) :             15.536ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.028ns  (logic 0.437ns (42.510%)  route 0.591ns (57.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 39.592 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.271ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.324    25.032    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y85         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187    25.219 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.026    25.245    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.400    39.592    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              1.167    40.759                     
                         clock uncertainty           -0.035    40.723                     
    SLICE_X46Y85         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    40.781    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.781                     
                         arrival time                         -25.246                     
  -------------------------------------------------------------------
                         slack                                 15.536                     

Slack (MET) :             15.573ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.989ns  (logic 0.343ns (34.682%)  route 0.646ns (65.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.252ns = ( 39.585 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.271ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.370    25.079    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y86         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093    25.172 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.035    25.207    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X46Y86         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.393    39.585    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y86         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              1.167    40.752                     
                         clock uncertainty           -0.035    40.716                     
    SLICE_X46Y86         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    40.779    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.779                     
                         arrival time                         -25.206                     
  -------------------------------------------------------------------
                         slack                                 15.573                     

Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.974ns  (logic 0.483ns (49.589%)  route 0.491ns (50.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 39.594 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.271ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    24.586    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X48Y83         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191    24.777 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.214    24.991    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X48Y82         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.178    25.169 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.023    25.192    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X48Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.402    39.594    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              1.167    40.761                     
                         clock uncertainty           -0.035    40.725                     
    SLICE_X48Y82         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    40.784    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         40.784                     
                         arrival time                         -25.191                     
  -------------------------------------------------------------------
                         slack                                 15.593                     

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.959ns  (logic 0.321ns (33.472%)  route 0.638ns (66.528%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.252ns = ( 39.585 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.271ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.370    25.079    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y86         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071    25.149 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.027    25.177    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X46Y86         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.393    39.585    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y86         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              1.167    40.752                     
                         clock uncertainty           -0.035    40.716                     
    SLICE_X46Y86         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    40.775    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.775                     
                         arrival time                         -25.176                     
  -------------------------------------------------------------------
                         slack                                 15.599                     

Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.945ns  (logic 0.366ns (38.730%)  route 0.579ns (61.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns = ( 39.590 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.398ns (routing 1.271ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.311    25.020    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y85         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    25.135 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.027    25.163    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.398    39.590    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              1.167    40.757                     
                         clock uncertainty           -0.035    40.721                     
    SLICE_X46Y85         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    40.781    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.781                     
                         arrival time                         -25.163                     
  -------------------------------------------------------------------
                         slack                                 15.619                     

Slack (MET) :             15.633ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.935ns  (logic 0.343ns (36.685%)  route 0.592ns (63.316%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 39.592 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.271ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    24.573    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    24.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.316    25.024    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y85         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093    25.118 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.035    25.153    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.400    39.592    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              1.167    40.759                     
                         clock uncertainty           -0.035    40.723                     
    SLICE_X46Y85         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    40.785    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.785                     
                         arrival time                         -25.152                     
  -------------------------------------------------------------------
                         slack                                 15.633                     

Slack (MET) :             15.648ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.920ns  (logic 0.438ns (47.609%)  route 0.482ns (52.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 39.594 - 33.333 ) 
    Source Clock Delay      (SCD):    7.551ns = ( 24.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.387ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.271ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.784    21.451    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.534 f  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.684    24.218    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y85         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    24.332 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    24.586    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X48Y83         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191    24.777 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.202    24.979    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X48Y82         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133    25.111 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.026    25.137    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X48Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.784    37.117    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.192 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         2.402    39.594    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              1.167    40.761                     
                         clock uncertainty           -0.035    40.725                     
    SLICE_X48Y82         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    40.785    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         40.785                     
                         arrival time                         -25.137                     
  -------------------------------------------------------------------
                         slack                                 15.648                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    1.044ns
  Clock Net Delay (Source):      1.206ns (routing 0.666ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.741ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.206     3.653    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X45Y97         SRLC16E                                      r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X45Y97         SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     3.806 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     3.806    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X45Y97         SRL16E                                       r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.399     4.706    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X45Y97         SRL16E                                       r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -1.044     3.662                     
    SLICE_X45Y97         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.782    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -3.782                     
                         arrival time                           3.806                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Net Delay (Source):      1.212ns (routing 0.666ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.741ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.212     3.659    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y79         FDPE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y79         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.708 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.155     3.863    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X48Y78         SRL16E                                       r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.406     4.713    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y78         SRL16E                                       r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -1.014     3.699                     
    SLICE_X48Y78         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.819    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -3.819                     
                         arrival time                           3.863                     
  -------------------------------------------------------------------
                         slack                                  0.044                     

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    1.011ns
  Clock Net Delay (Source):      1.194ns (routing 0.666ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.741ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.194     3.641    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y99         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y99         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     3.689 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.108     3.797    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X37Y98         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.398     4.705    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y98         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -1.011     3.694                     
    SLICE_X37Y98         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.750    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.750                     
                         arrival time                           3.797                     
  -------------------------------------------------------------------
                         slack                                  0.047                     

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.094ns (63.514%)  route 0.054ns (36.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    1.021ns
  Clock Net Delay (Source):      1.205ns (routing 0.666ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.741ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.205     3.652    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X46Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.701 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/Q
                         net (fo=33, routed)          0.039     3.740    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A1
    SLICE_X46Y85         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.045     3.785 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.015     3.800    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.406     4.713    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y85         FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism             -1.021     3.692                     
    SLICE_X46Y85         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.748    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.748                     
                         arrival time                           3.800                     
  -------------------------------------------------------------------
                         slack                                  0.052                     

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    1.051ns
  Clock Net Delay (Source):      1.206ns (routing 0.666ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.741ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.206     3.653    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.702 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/Q
                         net (fo=2, routed)           0.037     3.739    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[9]
    SLICE_X47Y82         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.015     3.754 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[8]_i_1/O
                         net (fo=1, routed)           0.012     3.766    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[8]
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.401     4.708    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                         clock pessimism             -1.051     3.657                     
    SLICE_X47Y82         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.713    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.713                     
                         arrival time                           3.766                     
  -------------------------------------------------------------------
                         slack                                  0.053                     

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    1.011ns
  Clock Net Delay (Source):      1.194ns (routing 0.666ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.741ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.194     3.641    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y101        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.690 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.097     3.787    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X37Y102        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.383     4.690    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y102        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -1.011     3.679                     
    SLICE_X37Y102        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.734    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.734                     
                         arrival time                           3.787                     
  -------------------------------------------------------------------
                         slack                                  0.053                     

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    1.051ns
  Clock Net Delay (Source):      1.208ns (routing 0.666ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.741ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.208     3.655    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.704 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.035     3.739    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X47Y82         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     3.754 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.016     3.770    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.404     4.711    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -1.051     3.660                     
    SLICE_X47Y82         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.716    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.716                     
                         arrival time                           3.770                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    1.051ns
  Clock Net Delay (Source):      1.206ns (routing 0.666ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.741ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.206     3.653    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.702 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/Q
                         net (fo=2, routed)           0.038     3.740    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[9]
    SLICE_X47Y82         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     3.755 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.012     3.767    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.401     4.708    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y82         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -1.051     3.657                     
    SLICE_X47Y82         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.713    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.713                     
                         arrival time                           3.767                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Net Delay (Source):      1.212ns (routing 0.666ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.741ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.212     3.659    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y79         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y79         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.707 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.102     3.809    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X48Y78         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.406     4.713    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y78         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -1.014     3.699                     
    SLICE_X48Y78         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     3.754    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -3.754                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    1.051ns
  Clock Net Delay (Source):      1.207ns (routing 0.666ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.741ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.420     2.420    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.447 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.207     3.654    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y83         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.703 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.038     3.741    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X47Y83         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.756 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.015     3.771    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X47Y83         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.276     3.276    static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.307 r  static         top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y1 (CLOCK_ROOT)    net (fo=234, routed)         1.403     4.710    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y83         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -1.051     3.659                     
    SLICE_X47Y83         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.715    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.715                     
                         arrival time                           3.771                     
  -------------------------------------------------------------------
                         slack                                  0.056                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.333      31.954     BUFGCE_X0Y97  top_i/microblaze_ss/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X48Y81  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X45Y85  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X45Y84  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X45Y85  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X45Y84  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X45Y84  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.116         33.333      32.217     SLICE_X45Y84  top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y81  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X48Y81  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X45Y85  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X45Y85  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X45Y84  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X45Y84  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X48Y81  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y81  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X48Y78  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X45Y85  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X45Y85  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         16.667      16.109     SLICE_X45Y84  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X45Y84  top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.057ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.415ns  (logic 0.575ns (23.810%)  route 1.840ns (76.190%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 39.572 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.296ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.968    26.596    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y105        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.407    39.572    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y105        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              1.166    40.738                     
                         clock uncertainty           -0.035    40.703                     
    SLICE_X47Y105        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    40.653    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.653                     
                         arrival time                         -26.595                     
  -------------------------------------------------------------------
                         slack                                 14.057                     

Slack (MET) :             14.064ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.411ns  (logic 0.575ns (23.849%)  route 1.836ns (76.151%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 39.572 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.296ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.964    26.592    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y105        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.407    39.572    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y105        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              1.166    40.738                     
                         clock uncertainty           -0.035    40.703                     
    SLICE_X47Y105        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    40.656    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.656                     
                         arrival time                         -26.591                     
  -------------------------------------------------------------------
                         slack                                 14.064                     

Slack (MET) :             14.106ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.379ns  (logic 0.575ns (24.170%)  route 1.804ns (75.830%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 39.582 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.296ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.932    26.560    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y105        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.417    39.582    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y105        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              1.166    40.748                     
                         clock uncertainty           -0.035    40.713                     
    SLICE_X48Y105        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    40.666    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.666                     
                         arrival time                         -26.559                     
  -------------------------------------------------------------------
                         slack                                 14.106                     

Slack (MET) :             14.114ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.373ns  (logic 0.575ns (24.231%)  route 1.798ns (75.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 39.584 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.296ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.926    26.554    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y105        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.419    39.584    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y105        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              1.166    40.750                     
                         clock uncertainty           -0.035    40.715                     
    SLICE_X48Y105        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    40.668    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.668                     
                         arrival time                         -26.553                     
  -------------------------------------------------------------------
                         slack                                 14.114                     

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.295ns  (logic 0.575ns (25.054%)  route 1.720ns (74.946%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 39.575 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.410ns (routing 1.296ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.848    26.476    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y103        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.410    39.575    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y103        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              1.166    40.741                     
                         clock uncertainty           -0.035    40.706                     
    SLICE_X48Y103        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    40.659    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.659                     
                         arrival time                         -26.475                     
  -------------------------------------------------------------------
                         slack                                 14.183                     

Slack (MET) :             14.303ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.164ns  (logic 0.575ns (26.571%)  route 1.589ns (73.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.233ns = ( 39.566 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.296ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.717    26.345    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y101        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.401    39.566    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y101        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              1.166    40.732                     
                         clock uncertainty           -0.035    40.697                     
    SLICE_X46Y101        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    40.647    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.647                     
                         arrival time                         -26.344                     
  -------------------------------------------------------------------
                         slack                                 14.303                     

Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.160ns  (logic 0.575ns (26.620%)  route 1.585ns (73.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.233ns = ( 39.566 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.296ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.713    26.341    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y101        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.401    39.566    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y101        FDRE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              1.166    40.732                     
                         clock uncertainty           -0.035    40.697                     
    SLICE_X46Y101        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    40.650    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.650                     
                         arrival time                         -26.340                     
  -------------------------------------------------------------------
                         slack                                 14.310                     

Slack (MET) :             14.322ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.153ns  (logic 0.575ns (26.707%)  route 1.578ns (73.293%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 39.572 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.296ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.169    25.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072    25.628 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.706    26.334    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y100        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.407    39.572    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y100        FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              1.166    40.738                     
                         clock uncertainty           -0.035    40.703                     
    SLICE_X48Y100        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    40.656    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.656                     
                         arrival time                         -26.333                     
  -------------------------------------------------------------------
                         slack                                 14.322                     

Slack (MET) :             14.416ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.041ns  (logic 0.618ns (30.279%)  route 1.423ns (69.721%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.223ns = ( 39.556 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.296ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.153    25.540    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115    25.655 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.567    26.222    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X46Y87         FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.391    39.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y87         FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              1.166    40.722                     
                         clock uncertainty           -0.035    40.687                     
    SLICE_X46Y87         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    40.637    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.637                     
                         arrival time                         -26.221                     
  -------------------------------------------------------------------
                         slack                                 14.416                     

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.037ns  (logic 0.618ns (30.339%)  route 1.419ns (69.661%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.223ns = ( 39.556 - 33.333 ) 
    Source Clock Delay      (SCD):    7.514ns = ( 24.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.413ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.296ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.755    21.422    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    21.505 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.676    24.181    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    24.295 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.335    24.630    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196    24.826 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.368    25.194    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y86         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193    25.387 f  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.153    25.540    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X47Y86         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115    25.655 r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.563    26.218    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X46Y87         FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.757    37.090    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    37.165 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.391    39.556    static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y87         FDCE                                         r  static         top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              1.166    40.722                     
                         clock uncertainty           -0.035    40.687                     
    SLICE_X46Y87         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    40.640    static           top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.640                     
                         arrival time                         -26.217                     
  -------------------------------------------------------------------
                         slack                                 14.423                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    1.047ns
  Clock Net Delay (Source):      1.215ns (routing 0.686ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.758ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396     2.396    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.423 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.215     3.638    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y84         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.687 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.038     3.725    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X48Y84         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     3.741 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.016     3.757    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254     3.254    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.285 r  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.405     4.690    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -1.047     3.643                     
    SLICE_X48Y84         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.699    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.699                     
                         arrival time                           3.757                     
  -------------------------------------------------------------------
                         slack                                  0.058                     

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.337ns  (logic 0.106ns (31.454%)  route 0.231ns (68.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 21.343 - 16.667 ) 
    Source Clock Delay      (SCD):    3.630ns = ( 20.297 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.043ns
  Clock Net Delay (Source):      1.207ns (routing 0.686ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.758ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.207    20.297    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    20.346 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.045    20.391    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y86         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.057    20.448 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.186    20.634    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.392    21.344    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y86         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -1.043    20.301                     
    SLICE_X48Y86         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056    20.357    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -20.356                     
                         arrival time                          20.634                     
  -------------------------------------------------------------------
                         slack                                  0.277                     

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.151ns  (logic 0.078ns (6.777%)  route 1.073ns (93.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.748    21.583    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_EFF_SLICEM_C_CE)
                                                      0.000    20.373    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.373                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.209                     

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.151ns  (logic 0.078ns (6.777%)  route 1.073ns (93.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.748    21.583    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_FFF_SLICEM_C_CE)
                                                      0.000    20.373    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.373                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.209                     

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.151ns  (logic 0.078ns (6.777%)  route 1.073ns (93.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.748    21.583    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_GFF_SLICEM_C_CE)
                                                      0.000    20.373    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.373                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.209                     

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.151ns  (logic 0.078ns (6.777%)  route 1.073ns (93.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.748    21.583    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_HFF_SLICEM_C_CE)
                                                      0.000    20.373    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.373                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.209                     

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.152ns  (logic 0.078ns (6.771%)  route 1.074ns (93.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.749    21.584    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.002    20.371    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.371                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.212                     

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.152ns  (logic 0.078ns (6.771%)  route 1.074ns (93.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.749    21.584    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.002    20.371    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.371                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.212                     

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.152ns  (logic 0.078ns (6.771%)  route 1.074ns (93.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.749    21.584    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_GFF2_SLICEM_C_CE)
                                                     -0.002    20.371    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.371                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.212                     

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.152ns  (logic 0.078ns (6.771%)  route 1.074ns (93.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 21.354 - 16.667 ) 
    Source Clock Delay      (SCD):    3.765ns = ( 20.432 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Net Delay (Source):      1.342ns (routing 0.686ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.758ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.396    19.062    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    19.090 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.342    20.431    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y85         FDCE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y85         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    20.479 f  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.325    20.805    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X48Y85         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    20.835 r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.749    21.584    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.254    19.920    static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.951 f  static         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.403    21.354    static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y84         FDRE                                         r  static         top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.981    20.373                     
    SLICE_X48Y84         FDRE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.002    20.371    static           top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.371                     
                         arrival time                          21.583                     
  -------------------------------------------------------------------
                         slack                                  1.212                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         33.333      31.954     BUFGCE_X0Y102  top_i/microblaze_ss/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         33.333      32.783     SLICE_X46Y84   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X49Y85   top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.590ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y168                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X26Y168        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.684     0.798    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X26Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X26Y169        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    13.388    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.388                     
                         arrival time                          -0.798                     
  -------------------------------------------------------------------
                         slack                                 12.590                     

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.696ns  (logic 0.115ns (16.523%)  route 0.581ns (83.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y169                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y169        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.581     0.696    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X25Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X25Y169        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    13.388    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.388                     
                         arrival time                          -0.696                     
  -------------------------------------------------------------------
                         slack                                 12.692                     

Slack (MET) :             12.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.691ns  (logic 0.115ns (16.643%)  route 0.576ns (83.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y164                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y164        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.576     0.691    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X27Y164        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X27Y164        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    13.388    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.388                     
                         arrival time                          -0.691                     
  -------------------------------------------------------------------
                         slack                                 12.697                     

Slack (MET) :             12.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.672ns  (logic 0.114ns (16.964%)  route 0.558ns (83.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y162                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X28Y162        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.558     0.672    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X28Y162        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    13.388    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.388                     
                         arrival time                          -0.672                     
  -------------------------------------------------------------------
                         slack                                 12.716                     

Slack (MET) :             12.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.667ns  (logic 0.117ns (17.541%)  route 0.550ns (82.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y168                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X24Y168        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.550     0.667    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X25Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X25Y168        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    13.391    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.391                     
                         arrival time                          -0.667                     
  -------------------------------------------------------------------
                         slack                                 12.724                     

Slack (MET) :             12.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.626ns  (logic 0.117ns (18.690%)  route 0.509ns (81.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y162                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X28Y162        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.509     0.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X28Y162        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    13.389    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.389                     
                         arrival time                          -0.626                     
  -------------------------------------------------------------------
                         slack                                 12.763                     

Slack (MET) :             12.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.619ns  (logic 0.114ns (18.417%)  route 0.505ns (81.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y162                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y162        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.505     0.619    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X27Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X27Y162        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    13.390    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.390                     
                         arrival time                          -0.619                     
  -------------------------------------------------------------------
                         slack                                 12.771                     

Slack (MET) :             12.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.470ns  (logic 0.114ns (24.255%)  route 0.356ns (75.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y168                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y168        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.470    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   13.328    13.328                   
    SLICE_X25Y168        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    13.390    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.390                     
                         arrival time                          -0.470                     
  -------------------------------------------------------------------
                         slack                                 12.920                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.378ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.684ns  (logic 0.114ns (16.667%)  route 0.570ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y170                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14]/C
    SLICE_X22Y170        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14]/Q
                         net (fo=1, routed)           0.570     0.684    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[14]
    SLICE_X21Y168        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X21Y168        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062                     
                         arrival time                          -0.684                     
  -------------------------------------------------------------------
                         slack                                  2.378                     

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y156                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X21Y156        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, routed)           0.501     0.615    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X21Y156        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X21Y156        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.615                     
  -------------------------------------------------------------------
                         slack                                  2.448                     

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.603ns  (logic 0.114ns (18.905%)  route 0.489ns (81.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X18Y157                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
    SLICE_X18Y157        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, routed)           0.489     0.603    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
    SLICE_X21Y152        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X21Y152        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.603                     
  -------------------------------------------------------------------
                         slack                                  2.460                     

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.591ns  (logic 0.114ns (19.289%)  route 0.477ns (80.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y166                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
    SLICE_X23Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.477     0.591    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[13]
    SLICE_X21Y168        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X21Y168        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.591                     
  -------------------------------------------------------------------
                         slack                                  2.472                     

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.587ns  (logic 0.117ns (19.932%)  route 0.470ns (80.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y166                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
    SLICE_X23Y166        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                         net (fo=1, routed)           0.470     0.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    SLICE_X23Y166        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X23Y166        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.587                     
  -------------------------------------------------------------------
                         slack                                  2.476                     

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.574ns  (logic 0.118ns (20.557%)  route 0.456ns (79.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y159                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
    SLICE_X19Y159        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/Q
                         net (fo=1, routed)           0.456     0.574    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[4]
    SLICE_X21Y153        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X21Y153        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.574                     
  -------------------------------------------------------------------
                         slack                                  2.489                     

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.567ns  (logic 0.114ns (20.106%)  route 0.453ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y175                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/C
    SLICE_X23Y175        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/Q
                         net (fo=1, routed)           0.453     0.567    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]_0[0]
    SLICE_X23Y175        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X23Y175        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.567                     
  -------------------------------------------------------------------
                         slack                                  2.496                     

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.560ns  (logic 0.114ns (20.357%)  route 0.446ns (79.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y167                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
    SLICE_X23Y167        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/Q
                         net (fo=1, routed)           0.446     0.560    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[11]
    SLICE_X23Y167        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X23Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.560                     
  -------------------------------------------------------------------
                         slack                                  2.503                     

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.543ns  (logic 0.118ns (21.731%)  route 0.425ns (78.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y164                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
    SLICE_X23Y164        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/Q
                         net (fo=1, routed)           0.425     0.543    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[8]
    SLICE_X22Y155        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X22Y155        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062                     
                         arrival time                          -0.543                     
  -------------------------------------------------------------------
                         slack                                  2.519                     

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.534ns  (logic 0.117ns (21.910%)  route 0.417ns (78.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y170                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
    SLICE_X22Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/Q
                         net (fo=1, routed)           0.417     0.534    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[12]
    SLICE_X21Y170        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X21Y170        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -0.534                     
  -------------------------------------------------------------------
                         slack                                  2.529                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.229ns  (logic 0.114ns (5.114%)  route 2.115ns (94.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y169                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X10Y169        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=49, routed)          2.115     2.229    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X6Y127         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X6Y127         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -2.229                     
  -------------------------------------------------------------------
                         slack                                  0.834                     

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.828ns  (logic 0.114ns (6.236%)  route 1.714ns (93.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y169                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X6Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=45, routed)          1.714     1.828    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X8Y128         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X8Y128         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -1.828                     
  -------------------------------------------------------------------
                         slack                                  1.235                     

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.782ns  (logic 0.114ns (6.397%)  route 1.668ns (93.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y169                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X5Y169         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=45, routed)          1.668     1.782    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X8Y128         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X8Y128         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062                     
                         arrival time                          -1.782                     
  -------------------------------------------------------------------
                         slack                                  1.280                     

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.577ns  (logic 0.116ns (7.356%)  route 1.461ns (92.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    SLICE_X9Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          1.461     1.577    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[2]
    SLICE_X4Y122         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X4Y122         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060                     
                         arrival time                          -1.577                     
  -------------------------------------------------------------------
                         slack                                  1.483                     

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.434ns  (logic 0.114ns (7.950%)  route 1.320ns (92.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y166                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X4Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          1.320     1.434    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X7Y122         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X7Y122         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -1.434                     
  -------------------------------------------------------------------
                         slack                                  1.629                     

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.416ns  (logic 0.114ns (8.051%)  route 1.302ns (91.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y168                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
    SLICE_X10Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/Q
                         net (fo=31, routed)          1.302     1.416    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X10Y123        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X10Y123        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     3.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062                     
                         arrival time                          -1.416                     
  -------------------------------------------------------------------
                         slack                                  1.646                     

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.396ns  (logic 0.114ns (8.166%)  route 1.282ns (91.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y166                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X8Y166         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=41, routed)          1.282     1.396    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X4Y121         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X4Y121         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     3.059    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059                     
                         arrival time                          -1.396                     
  -------------------------------------------------------------------
                         slack                                  1.663                     

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.392ns  (logic 0.114ns (8.190%)  route 1.278ns (91.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y167                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
    SLICE_X9Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/Q
                         net (fo=43, routed)          1.278     1.392    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X9Y126         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X9Y126         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     3.059    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059                     
                         arrival time                          -1.392                     
  -------------------------------------------------------------------
                         slack                                  1.667                     

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.385ns  (logic 0.114ns (8.231%)  route 1.271ns (91.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y169                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24]/C
    SLICE_X9Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24]/Q
                         net (fo=11, routed)          1.271     1.385    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[24]
    SLICE_X7Y123         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X7Y123         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063                     
                         arrival time                          -1.385                     
  -------------------------------------------------------------------
                         slack                                  1.678                     

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.380ns  (logic 0.116ns (8.406%)  route 1.264ns (91.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y166                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
    SLICE_X8Y166         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=36, routed)          1.264     1.380    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[1]
    SLICE_X3Y124         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X3Y124         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062                     
                         arrival time                          -1.380                     
  -------------------------------------------------------------------
                         slack                                  1.682                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_1_0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.614ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.449ns  (logic 0.114ns (7.867%)  route 1.335ns (92.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y112                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X48Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.335     1.449    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X48Y112        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X48Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    10.063    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.063                     
                         arrival time                          -1.449                     
  -------------------------------------------------------------------
                         slack                                  8.614                     

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.361ns  (logic 0.114ns (8.376%)  route 1.247ns (91.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y110                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X47Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.247     1.361    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X47Y112        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X47Y112        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.063    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.063                     
                         arrival time                          -1.361                     
  -------------------------------------------------------------------
                         slack                                  8.702                     

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.191ns  (logic 0.117ns (9.824%)  route 1.074ns (90.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y109                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X47Y109        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.074     1.191    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X48Y109        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X48Y109        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    10.063    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.063                     
                         arrival time                          -1.191                     
  -------------------------------------------------------------------
                         slack                                  8.872                     

Slack (MET) :             9.129ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.933ns  (logic 0.115ns (12.326%)  route 0.818ns (87.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y87                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X26Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.818     0.933    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X20Y81         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X20Y81         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    10.062    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.062                     
                         arrival time                          -0.933                     
  -------------------------------------------------------------------
                         slack                                  9.129                     

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.918ns  (logic 0.117ns (12.745%)  route 0.801ns (87.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y77                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X34Y77         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.801     0.918    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X34Y78         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X34Y78         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.060    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.060                     
                         arrival time                          -0.918                     
  -------------------------------------------------------------------
                         slack                                  9.142                     

Slack (MET) :             9.158ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y113                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X32Y113        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.790     0.904    static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X32Y113        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X32Y113        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    10.062    static           top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.062                     
                         arrival time                          -0.904                     
  -------------------------------------------------------------------
                         slack                                  9.158                     

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.889ns  (logic 0.114ns (12.823%)  route 0.775ns (87.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y114                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X31Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.775     0.889    static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X31Y114        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X31Y114        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.060    static           top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.060                     
                         arrival time                          -0.889                     
  -------------------------------------------------------------------
                         slack                                  9.171                     

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.114ns (13.073%)  route 0.758ns (86.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y118                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X40Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.758     0.872    static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X42Y118        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X42Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    10.063    static           top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.063                     
                         arrival time                          -0.872                     
  -------------------------------------------------------------------
                         slack                                  9.191                     

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.866ns  (logic 0.117ns (13.510%)  route 0.749ns (86.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y92                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X25Y92         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.749     0.866    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X24Y92         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X24Y92         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    10.060    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.060                     
                         arrival time                          -0.866                     
  -------------------------------------------------------------------
                         slack                                  9.194                     

Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.844ns  (logic 0.114ns (13.507%)  route 0.730ns (86.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y78                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X36Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.730     0.844    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X36Y78         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X36Y78         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    10.063    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.063                     
                         arrival time                          -0.844                     
  -------------------------------------------------------------------
                         slack                                  9.219                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.114ns (6.548%)  route 1.627ns (93.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X0Y104         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y104         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.701 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.627     5.328    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     5.779    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.779                     
                         arrival time                          -5.328                     
  -------------------------------------------------------------------
                         slack                                  0.451                     

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.115ns (6.785%)  route 1.580ns (93.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.905ns (routing 0.335ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.905     3.633    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X2Y111         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y111         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.748 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.580     5.328    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     5.785    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.785                     
                         arrival time                          -5.328                     
  -------------------------------------------------------------------
                         slack                                  0.457                     

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.114ns (6.223%)  route 1.718ns (93.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.701 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.718     5.419    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     5.940    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.940                     
                         arrival time                          -5.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.113ns (6.338%)  route 1.670ns (93.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.700 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.670     5.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     5.928    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.928                     
                         arrival time                          -5.370                     
  -------------------------------------------------------------------
                         slack                                  0.558                     

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.114ns (6.814%)  route 1.559ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.887ns (routing 0.335ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.887     3.615    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X2Y108         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y108         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.729 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.559     5.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     5.852    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.852                     
                         arrival time                          -5.288                     
  -------------------------------------------------------------------
                         slack                                  0.564                     

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.113ns (7.152%)  route 1.467ns (92.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.897ns (routing 0.335ns, distribution 1.562ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.897     3.625    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X1Y101         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y101         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.738 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.467     5.205    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     5.785    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.785                     
                         arrival time                          -5.205                     
  -------------------------------------------------------------------
                         slack                                  0.580                     

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.114ns (6.947%)  route 1.527ns (93.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.866     3.594    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X0Y103         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.708 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.527     5.235    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     5.852    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.852                     
                         arrival time                          -5.235                     
  -------------------------------------------------------------------
                         slack                                  0.617                     

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.114ns (7.388%)  route 1.429ns (92.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.885ns (routing 0.335ns, distribution 1.550ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.885     3.613    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X1Y108         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y108         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.727 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.429     5.156    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     5.773    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.773                     
                         arrival time                          -5.156                     
  -------------------------------------------------------------------
                         slack                                  0.617                     

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.114ns (6.722%)  route 1.582ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.701 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.582     5.283    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     5.940    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.940                     
                         arrival time                          -5.283                     
  -------------------------------------------------------------------
                         slack                                  0.657                     

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.113ns (6.738%)  route 1.564ns (93.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 6.672 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.700 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.564     5.264    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.571     6.807    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.814 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.010    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.672 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.522                     
                         clock uncertainty           -0.158     6.364                     
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     5.928    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.928                     
                         arrival time                          -5.264                     
  -------------------------------------------------------------------
                         slack                                  0.664                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.103ns (23.094%)  route 0.343ns (76.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.653     3.557    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y56          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y56          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.660 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.343     4.003    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.281 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.293    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.396                     
                         clock uncertainty            0.158     3.554                     
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.060     3.614    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.614                     
                         arrival time                           4.003                     
  -------------------------------------------------------------------
                         slack                                  0.390                     

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.104ns (20.968%)  route 0.392ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.653     3.557    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y58          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y58          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.661 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.392     4.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.276 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.391                     
                         clock uncertainty            0.158     3.549                     
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.076     3.625    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.625                     
                         arrival time                           4.053                     
  -------------------------------------------------------------------
                         slack                                  0.429                     

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.104ns (21.355%)  route 0.383ns (78.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.653     3.557    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y56          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y56          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.661 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.383     4.044    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.272 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.284    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.387                     
                         clock uncertainty            0.158     3.545                     
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.069     3.614    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.614                     
                         arrival time                           4.044                     
  -------------------------------------------------------------------
                         slack                                  0.431                     

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.657     3.561    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y54          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y54          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.665 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.285     3.950    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.276 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.391                     
                         clock uncertainty            0.158     3.549                     
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     3.515    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.515                     
                         arrival time                           3.950                     
  -------------------------------------------------------------------
                         slack                                  0.436                     

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.104ns (20.884%)  route 0.394ns (79.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.652     3.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y53          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y53          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.660 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.394     4.054    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.272 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.284    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.387                     
                         clock uncertainty            0.158     3.545                     
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.065     3.610    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.610                     
                         arrival time                           4.054                     
  -------------------------------------------------------------------
                         slack                                  0.445                     

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.103ns (20.437%)  route 0.401ns (79.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.652     3.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y52          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y52          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.659 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.401     4.060    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.272 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.284    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.387                     
                         clock uncertainty            0.158     3.545                     
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.071     3.616    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.616                     
                         arrival time                           4.060                     
  -------------------------------------------------------------------
                         slack                                  0.445                     

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.103ns (20.724%)  route 0.394ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.652     3.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y51          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y51          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.659 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.394     4.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y41 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y6
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.250 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.262    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y41 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.365                     
                         clock uncertainty            0.158     3.523                     
    BITSLICE_RX_TX_X0Y41 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.075     3.598    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.598                     
                         arrival time                           4.053                     
  -------------------------------------------------------------------
                         slack                                  0.456                     

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.106ns (23.982%)  route 0.336ns (76.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.653     3.557    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y56          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y56          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     3.663 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.336     3.999    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.272 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.284    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.387                     
                         clock uncertainty            0.158     3.545                     
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.023     3.522    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.522                     
                         arrival time                           3.999                     
  -------------------------------------------------------------------
                         slack                                  0.478                     

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.104ns (20.194%)  route 0.411ns (79.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.675ns (routing 0.309ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.675     3.579    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X3Y57          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y57          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.683 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.411     4.094    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.272 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.284    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.387                     
                         clock uncertainty            0.158     3.545                     
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.070     3.615    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.615                     
                         arrival time                           4.094                     
  -------------------------------------------------------------------
                         slack                                  0.480                     

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.103ns (18.626%)  route 0.450ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.653     3.557    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y58          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y58          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.660 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.450     4.110    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.734     3.462    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.238 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.473    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.276 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.103     3.391                     
                         clock uncertainty            0.158     3.549                     
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.076     3.625    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.625                     
                         arrival time                           4.110                     
  -------------------------------------------------------------------
                         slack                                  0.486                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.113ns (6.604%)  route 1.598ns (93.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 6.695 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.682 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.598     5.280    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.695 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.597                     
                         clock uncertainty           -0.158     6.439                     
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.007    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.007                     
                         arrival time                          -5.280                     
  -------------------------------------------------------------------
                         slack                                  0.727                     

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.113ns (7.304%)  route 1.434ns (92.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 6.675 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.682 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.434     5.116    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.675 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.577                     
                         clock uncertainty           -0.158     6.419                     
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     5.987    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.987                     
                         arrival time                          -5.116                     
  -------------------------------------------------------------------
                         slack                                  0.871                     

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.114ns (7.456%)  route 1.415ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 6.695 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.683 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.415     5.098    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.695 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.597                     
                         clock uncertainty           -0.158     6.439                     
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.019    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.019                     
                         arrival time                          -5.098                     
  -------------------------------------------------------------------
                         slack                                  0.921                     

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.115ns (8.544%)  route 1.231ns (91.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 6.695 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.684 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.231     4.915    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.695 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.597                     
                         clock uncertainty           -0.158     6.439                     
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.015    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.015                     
                         arrival time                          -4.915                     
  -------------------------------------------------------------------
                         slack                                  1.100                     

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.114ns (8.776%)  route 1.185ns (91.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 6.695 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.683 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.185     4.868    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.695 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.597                     
                         clock uncertainty           -0.158     6.439                     
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.003    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.003                     
                         arrival time                          -4.868                     
  -------------------------------------------------------------------
                         slack                                  1.135                     

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.113ns (8.856%)  route 1.163ns (91.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 6.695 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.682 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.163     4.845    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.695 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.597                     
                         clock uncertainty           -0.158     6.439                     
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.007    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.007                     
                         arrival time                          -4.845                     
  -------------------------------------------------------------------
                         slack                                  1.162                     

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.114ns (9.653%)  route 1.067ns (90.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 6.675 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.683 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.067     4.750    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.675 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.577                     
                         clock uncertainty           -0.158     6.419                     
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     5.999    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.999                     
                         arrival time                          -4.750                     
  -------------------------------------------------------------------
                         slack                                  1.249                     

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.114ns (9.702%)  route 1.061ns (90.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 6.675 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.683 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.061     4.744    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.675 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.577                     
                         clock uncertainty           -0.158     6.419                     
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     5.999    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.999                     
                         arrival time                          -4.744                     
  -------------------------------------------------------------------
                         slack                                  1.255                     

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.114ns (10.575%)  route 0.964ns (89.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 6.675 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.683 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           0.964     4.647    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.675 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.577                     
                         clock uncertainty           -0.158     6.419                     
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     5.983    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.983                     
                         arrival time                          -4.647                     
  -------------------------------------------------------------------
                         slack                                  1.336                     

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.115ns (10.900%)  route 0.940ns (89.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 6.675 - 3.332 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.335ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.841     3.569    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y90          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.684 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           0.940     4.624    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.574     6.810    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.817 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.013    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.675 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.098     6.577                     
                         clock uncertainty           -0.158     6.419                     
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     5.995    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.995                     
                         arrival time                          -4.624                     
  -------------------------------------------------------------------
                         slack                                  1.371                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.103ns (25.879%)  route 0.295ns (74.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.648     3.552    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y99          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y99          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.655 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/Q
                         net (fo=4, routed)           0.295     3.950    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[5]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.277 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.289    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.389                     
                         clock uncertainty            0.158     3.547                     
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.098     3.645    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.645                     
                         arrival time                           3.950                     
  -------------------------------------------------------------------
                         slack                                  0.306                     

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.103ns (25.879%)  route 0.295ns (74.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.648     3.552    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y99          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y99          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.655 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/Q
                         net (fo=4, routed)           0.295     3.950    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.277 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.289    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.389                     
                         clock uncertainty            0.158     3.547                     
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.098     3.645    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.645                     
                         arrival time                           3.950                     
  -------------------------------------------------------------------
                         slack                                  0.306                     

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.103ns (25.879%)  route 0.295ns (74.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.648     3.552    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y99          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y99          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.655 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/Q
                         net (fo=4, routed)           0.295     3.950    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.277 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.289    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.389                     
                         clock uncertainty            0.158     3.547                     
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.096     3.643    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.643                     
                         arrival time                           3.950                     
  -------------------------------------------------------------------
                         slack                                  0.308                     

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.103ns (26.410%)  route 0.287ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.648     3.552    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y99          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y99          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.655 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/Q
                         net (fo=4, routed)           0.287     3.942    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[1]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.277 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.289    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.389                     
                         clock uncertainty            0.158     3.547                     
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.081     3.628    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.628                     
                         arrival time                           3.942                     
  -------------------------------------------------------------------
                         slack                                  0.315                     

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.653     3.557    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y98          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y98          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.661 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/Q
                         net (fo=1, routed)           0.285     3.946    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[0]
    BITSLICE_RX_TX_X0Y84 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.801     3.280 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.012     3.292    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y84 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.392                     
                         clock uncertainty            0.158     3.550                     
    BITSLICE_RX_TX_X0Y84 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     3.593    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.593                     
                         arrival time                           3.946                     
  -------------------------------------------------------------------
                         slack                                  0.354                     

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.638ns (routing 0.309ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.638     3.542    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y96          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][39]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y96          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.646 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][39]/Q
                         net (fo=1, routed)           0.285     3.931    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq5[7]
    BITSLICE_RX_TX_X0Y83 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     3.237 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.249    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y83 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.349                     
                         clock uncertainty            0.158     3.507                     
    BITSLICE_RX_TX_X0Y83 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.064     3.571    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.571                     
                         arrival time                           3.931                     
  -------------------------------------------------------------------
                         slack                                  0.361                     

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.106ns (23.246%)  route 0.350ns (76.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.567ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.663ns (routing 0.309ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.663     3.567    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X1Y102         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y102         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     3.673 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][7]/Q
                         net (fo=1, routed)           0.350     4.023    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[7]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.276 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.388                     
                         clock uncertainty            0.158     3.546                     
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.081     3.627    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.627                     
                         arrival time                           4.023                     
  -------------------------------------------------------------------
                         slack                                  0.397                     

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.103ns (22.637%)  route 0.352ns (77.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.570ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.666ns (routing 0.309ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.666     3.570    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X1Y103         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y103         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.673 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][4]/Q
                         net (fo=2, routed)           0.352     4.025    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[4]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.276 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.388                     
                         clock uncertainty            0.158     3.546                     
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.083     3.629    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.629                     
                         arrival time                           4.025                     
  -------------------------------------------------------------------
                         slack                                  0.397                     

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.103ns (22.637%)  route 0.352ns (77.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.570ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.666ns (routing 0.309ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.666     3.570    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X1Y103         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y103         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.673 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][4]/Q
                         net (fo=2, routed)           0.352     4.025    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[3]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.276 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.288    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.388                     
                         clock uncertainty            0.158     3.546                     
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.076     3.622    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.622                     
                         arrival time                           4.025                     
  -------------------------------------------------------------------
                         slack                                  0.404                     

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.104ns (23.266%)  route 0.343ns (76.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.642     3.546    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X0Y94          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.650 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][15]/Q
                         net (fo=1, routed)           0.343     3.993    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y79 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.740     3.468    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.244 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.773     3.252 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.264    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y79 RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.100     3.364                     
                         clock uncertainty            0.158     3.522                     
    BITSLICE_RX_TX_X0Y79 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.058     3.580    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.580                     
                         arrival time                           3.993                     
  -------------------------------------------------------------------
                         slack                                  0.414                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.115ns (6.733%)  route 1.593ns (93.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 6.717 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.309ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.593     5.295    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.717 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.567                     
                         clock uncertainty           -0.158     6.409                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     5.989    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.989                     
                         arrival time                          -5.295                     
  -------------------------------------------------------------------
                         slack                                  0.694                     

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.113ns (6.815%)  route 1.545ns (93.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 6.717 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.309ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.700 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.545     5.245    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.717 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.567                     
                         clock uncertainty           -0.158     6.409                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     5.973    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.973                     
                         arrival time                          -5.245                     
  -------------------------------------------------------------------
                         slack                                  0.728                     

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.115ns (6.974%)  route 1.534ns (93.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 6.717 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.309ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.534     5.236    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.717 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.567                     
                         clock uncertainty           -0.158     6.409                     
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     5.989    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.989                     
                         arrival time                          -5.236                     
  -------------------------------------------------------------------
                         slack                                  0.753                     

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.114ns (5.901%)  route 1.818ns (94.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 6.722 - 3.332 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.926ns (routing 0.335ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.926     3.654    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wosp_reg[2]_rep__7_1
    SLICE_X7Y89          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y89          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.768 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.818     5.586    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y145
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.666     6.721 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.001     6.722    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y145
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.151     6.572                     
                         clock uncertainty           -0.158     6.414                     
    BITSLICE_RX_TX_X0Y145
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.020     6.394    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.394                     
                         arrival time                          -5.586                     
  -------------------------------------------------------------------
                         slack                                  0.808                     

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.114ns (7.174%)  route 1.475ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 6.717 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.309ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.701 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.475     5.176    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.717 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.567                     
                         clock uncertainty           -0.158     6.409                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     5.985    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.985                     
                         arrival time                          -5.176                     
  -------------------------------------------------------------------
                         slack                                  0.809                     

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.114ns (7.125%)  route 1.486ns (92.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 6.737 - 3.332 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.849ns (routing 0.335ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.309ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.849     3.577    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y95          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y95          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.691 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.486     5.177    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.737 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.587                     
                         clock uncertainty           -0.158     6.429                     
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.005    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.005                     
                         arrival time                          -5.177                     
  -------------------------------------------------------------------
                         slack                                  0.828                     

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.114ns (7.326%)  route 1.442ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 6.717 - 3.332 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.335ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.309ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.859     3.587    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X0Y93          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y93          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.701 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.442     5.143    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.717 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.151     6.567                     
                         clock uncertainty           -0.158     6.409                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     5.977    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.977                     
                         arrival time                          -5.143                     
  -------------------------------------------------------------------
                         slack                                  0.834                     

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.115ns (6.008%)  route 1.799ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 6.736 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.923ns (routing 0.335ns, distribution 1.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.923     3.651    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X10Y84         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.766 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.799     5.565    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f                 
    AK17                                              0.000     3.332 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.680     6.735 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.001     6.736    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.151     6.586                     
                         clock uncertainty           -0.158     6.428                     
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.020     6.408    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.408                     
                         arrival time                          -5.565                     
  -------------------------------------------------------------------
                         slack                                  0.843                     

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.114ns (5.876%)  route 1.826ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 6.740 - 3.332 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.892ns (routing 0.335ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.892     3.620    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X1Y88          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y88          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.734 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.826     5.560    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.684     6.739 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.001     6.740    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.151     6.590                     
                         clock uncertainty           -0.158     6.432                     
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.017     6.415    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.415                     
                         arrival time                          -5.560                     
  -------------------------------------------------------------------
                         slack                                  0.855                     

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.115ns (6.104%)  route 1.769ns (93.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 6.706 - 3.332 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.888ns (routing 0.335ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.888     3.616    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X2Y89          FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y89          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.731 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.769     5.500    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.651 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.702    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.702 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.480    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.815 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     5.161    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.236 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.616     6.852    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.859 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.055    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     6.705 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.001     6.706    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.151     6.556                     
                         clock uncertainty           -0.158     6.398                     
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.026     6.372    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.372                     
                         arrival time                          -5.500                     
  -------------------------------------------------------------------
                         slack                                  0.872                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.103ns (26.546%)  route 0.285ns (73.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.694ns (routing 0.309ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.694     3.598    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y169         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y169         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.701 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.285     3.986    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.300 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.312    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.409                     
                         clock uncertainty            0.158     3.567                     
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.602    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.602                     
                         arrival time                           3.986                     
  -------------------------------------------------------------------
                         slack                                  0.385                     

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.104ns (23.636%)  route 0.336ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.671ns (routing 0.309ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.671     3.575    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X0Y151         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     3.679 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.336     4.015    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.297 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.012     3.309    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.406                     
                         clock uncertainty            0.158     3.564                     
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     3.609    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.609                     
                         arrival time                           4.015                     
  -------------------------------------------------------------------
                         slack                                  0.407                     

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.103ns (25.495%)  route 0.301ns (74.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.696ns (routing 0.309ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.696     3.600    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X1Y159         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y159         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.103     3.703 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.301     4.004    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.327 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.339    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.436                     
                         clock uncertainty            0.158     3.594                     
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     3.560    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.560                     
                         arrival time                           4.004                     
  -------------------------------------------------------------------
                         slack                                  0.445                     

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.106ns (27.110%)  route 0.285ns (72.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.671ns (routing 0.309ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.671     3.575    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X0Y151         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y151         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     3.681 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/Q
                         net (fo=1, routed)           0.285     3.966    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.297 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.012     3.309    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.406                     
                         clock uncertainty            0.158     3.564                     
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.053     3.511    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.511                     
                         arrival time                           3.966                     
  -------------------------------------------------------------------
                         slack                                  0.456                     

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.106ns (26.044%)  route 0.301ns (73.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.696ns (routing 0.309ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.696     3.600    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X1Y159         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y159         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.106     3.706 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.301     4.007    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.327 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.339    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.436                     
                         clock uncertainty            0.158     3.594                     
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.050     3.544    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.544                     
                         arrival time                           4.007                     
  -------------------------------------------------------------------
                         slack                                  0.464                     

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.106ns (21.242%)  route 0.393ns (78.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.671ns (routing 0.309ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.671     3.575    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y151         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y151         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     3.681 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.393     4.074    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.300 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.312    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.409                     
                         clock uncertainty            0.158     3.567                     
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.602    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.602                     
                         arrival time                           4.074                     
  -------------------------------------------------------------------
                         slack                                  0.473                     

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.104ns (17.931%)  route 0.476ns (82.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    3.551ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.647     3.551    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y107         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y107         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.655 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.476     4.131    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     3.265 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.277    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.151     3.427                     
                         clock uncertainty            0.158     3.585                     
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.067     3.652    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.652                     
                         arrival time                           4.131                     
  -------------------------------------------------------------------
                         slack                                  0.479                     

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.107ns (20.939%)  route 0.404ns (79.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.700ns (routing 0.309ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.700     3.604    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wosp_reg[2]_rep__7_1
    SLICE_X2Y166         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y166         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     3.711 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.404     4.115    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y145
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.301 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.313    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y145
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.410                     
                         clock uncertainty            0.158     3.568                     
    BITSLICE_RX_TX_X0Y145
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     3.617    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.617                     
                         arrival time                           4.115                     
  -------------------------------------------------------------------
                         slack                                  0.499                     

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.103ns (18.969%)  route 0.440ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.671ns (routing 0.309ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.671     3.575    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y151         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y151         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.678 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.440     4.118    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    AK17                                              0.000     0.000 f  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 f  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.301 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.313    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.410                     
                         clock uncertainty            0.158     3.568                     
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     3.617    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.617                     
                         arrival time                           4.118                     
  -------------------------------------------------------------------
                         slack                                  0.502                     

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.107ns (21.230%)  route 0.397ns (78.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.699ns (routing 0.309ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.319 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.370    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.370 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.148    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.483 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.346     1.829    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.904 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.699     3.603    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X1Y170         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y170         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107     3.710 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.397     4.107    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     1.645    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.728 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32054, routed)       1.785     3.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.289 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.524    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     3.282 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.294    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE                                r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.097     3.391                     
                         clock uncertainty            0.158     3.549                     
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     3.595    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.595                     
                         arrival time                           4.107                     
  -------------------------------------------------------------------
                         slack                                  0.513                     





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       32.266ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.794ns  (logic 0.114ns (14.358%)  route 0.680ns (85.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y168                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X25Y168        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.680     0.794    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X26Y168        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060                     
                         arrival time                          -0.794                     
  -------------------------------------------------------------------
                         slack                                 32.266                     

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.749ns  (logic 0.117ns (15.621%)  route 0.632ns (84.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y168                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X24Y168        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.632     0.749    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X24Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X24Y168        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.061                     
                         arrival time                          -0.749                     
  -------------------------------------------------------------------
                         slack                                 32.312                     

Slack (MET) :             32.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.114ns (15.638%)  route 0.615ns (84.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y168                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X24Y168        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.615     0.729    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X25Y168        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060                     
                         arrival time                          -0.729                     
  -------------------------------------------------------------------
                         slack                                 32.331                     

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.707ns  (logic 0.114ns (16.124%)  route 0.593ns (83.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y164                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X27Y164        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.593     0.707    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y164        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X27Y164        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063                     
                         arrival time                          -0.707                     
  -------------------------------------------------------------------
                         slack                                 32.356                     

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.707ns  (logic 0.114ns (16.124%)  route 0.593ns (83.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y169                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X25Y169        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.593     0.707    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X25Y169        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.063                     
                         arrival time                          -0.707                     
  -------------------------------------------------------------------
                         slack                                 32.356                     

Slack (MET) :             32.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.674ns  (logic 0.115ns (17.062%)  route 0.559ns (82.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y162                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X27Y162        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.559     0.674    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X27Y162        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060                     
                         arrival time                          -0.674                     
  -------------------------------------------------------------------
                         slack                                 32.386                     

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.652ns  (logic 0.113ns (17.331%)  route 0.539ns (82.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y162                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X27Y162        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.539     0.652    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X27Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X27Y162        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061                     
                         arrival time                          -0.652                     
  -------------------------------------------------------------------
                         slack                                 32.409                     

Slack (MET) :             32.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.628ns  (logic 0.117ns (18.631%)  route 0.511ns (81.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y162                                     0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X27Y162        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.511     0.628    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X28Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X28Y162        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.062                     
                         arrival time                          -0.628                     
  -------------------------------------------------------------------
                         slack                                 32.434                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.429ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.633ns  (logic 0.116ns (18.325%)  route 0.517ns (81.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y160                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X21Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.517     0.633    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X21Y160        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X21Y160        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062                     
                         arrival time                          -0.633                     
  -------------------------------------------------------------------
                         slack                                 11.429                     

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.612ns  (logic 0.116ns (18.954%)  route 0.496ns (81.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y157                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X21Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.496     0.612    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X21Y157        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X21Y157        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062                     
                         arrival time                          -0.612                     
  -------------------------------------------------------------------
                         slack                                 11.450                     

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.592ns  (logic 0.116ns (19.595%)  route 0.476ns (80.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y158                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X21Y158        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.476     0.592    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X21Y158        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X21Y158        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062                     
                         arrival time                          -0.592                     
  -------------------------------------------------------------------
                         slack                                 11.470                     

Slack (MET) :             11.487ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.575ns  (logic 0.114ns (19.826%)  route 0.461ns (80.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y159                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X20Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.461     0.575    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X20Y159        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X20Y159        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062                     
                         arrival time                          -0.575                     
  -------------------------------------------------------------------
                         slack                                 11.487                     

Slack (MET) :             11.550ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.513ns  (logic 0.114ns (22.222%)  route 0.399ns (77.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y158                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X20Y158        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.399     0.513    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X20Y158        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X20Y158        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063                     
                         arrival time                          -0.513                     
  -------------------------------------------------------------------
                         slack                                 11.550                     

Slack (MET) :             11.583ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.479ns  (logic 0.116ns (24.217%)  route 0.363ns (75.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y158                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X20Y158        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.363     0.479    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X20Y158        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X20Y158        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062                     
                         arrival time                          -0.479                     
  -------------------------------------------------------------------
                         slack                                 11.583                     

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.461ns  (logic 0.114ns (24.729%)  route 0.347ns (75.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y160                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X21Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.347     0.461    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X20Y161        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X20Y161        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    12.061    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.061                     
                         arrival time                          -0.461                     
  -------------------------------------------------------------------
                         slack                                 11.600                     

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y158                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X21Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.270     0.384    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X21Y158        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X21Y158        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063                     
                         arrival time                          -0.384                     
  -------------------------------------------------------------------
                         slack                                 11.679                     

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y157                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X21Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.270     0.384    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X21Y157        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X21Y157        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063                     
                         arrival time                          -0.384                     
  -------------------------------------------------------------------
                         slack                                 11.679                     

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.366ns  (logic 0.117ns (31.967%)  route 0.249ns (68.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y174                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X23Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.249     0.366    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X23Y176        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X23Y176        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063                     
                         arrival time                          -0.366                     
  -------------------------------------------------------------------
                         slack                                 11.697                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout0 rise@3.332ns)
  Data Path Delay:        1.314ns  (logic 0.114ns (8.676%)  route 1.200ns (91.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 10.304 - 6.664 ) 
    Source Clock Delay      (SCD):    3.659ns = ( 6.991 - 3.332 ) 
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.931ns (routing 0.335ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.309ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r                 
    AK17                                              0.000     3.332 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     3.333    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     3.849 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.939    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.939 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     4.804    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     4.573 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.404     4.977    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.060 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       1.931     6.991    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X1Y141         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y141         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     7.105 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           1.200     8.305    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X1Y134         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r                 
    AK17                                              0.000     6.664 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     6.665    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.983 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.034    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.034 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.812    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.147 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.519    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.594 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        1.710    10.304    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X1Y134         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.243    10.062                     
                         clock uncertainty           -0.179     9.883                     
    SLICE_X1Y134         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     9.944    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          9.944                     
                         arrival time                          -8.305                     
  -------------------------------------------------------------------
                         slack                                  1.639                     

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.805ns  (logic 0.117ns (14.534%)  route 0.688ns (85.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y128                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
    SLICE_X6Y128         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/Q
                         net (fo=1, routed)           0.688     0.805    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[13]
    SLICE_X7Y131         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X7Y131         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063                     
                         arrival time                          -0.805                     
  -------------------------------------------------------------------
                         slack                                  4.258                     

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.724ns  (logic 0.118ns (16.298%)  route 0.606ns (83.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y132                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    SLICE_X7Y132         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                         net (fo=1, routed)           0.606     0.724    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[18]
    SLICE_X3Y132         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X3Y132         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060                     
                         arrival time                          -0.724                     
  -------------------------------------------------------------------
                         slack                                  4.336                     

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.676ns  (logic 0.117ns (17.308%)  route 0.559ns (82.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y134                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
    SLICE_X7Y134         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/Q
                         net (fo=1, routed)           0.559     0.676    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X2Y134         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X2Y134         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063                     
                         arrival time                          -0.676                     
  -------------------------------------------------------------------
                         slack                                  4.387                     

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.630ns  (logic 0.117ns (18.571%)  route 0.513ns (81.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y162                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
    SLICE_X8Y162         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/Q
                         net (fo=1, routed)           0.513     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[25]
    SLICE_X7Y164         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X7Y164         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062                     
                         arrival time                          -0.630                     
  -------------------------------------------------------------------
                         slack                                  4.432                     

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.610ns  (logic 0.118ns (19.344%)  route 0.492ns (80.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y162                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
    SLICE_X8Y162         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/Q
                         net (fo=1, routed)           0.492     0.610    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[27]
    SLICE_X7Y165         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X7Y165         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062                     
                         arrival time                          -0.610                     
  -------------------------------------------------------------------
                         slack                                  4.452                     

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.590ns  (logic 0.118ns (20.000%)  route 0.472ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y129                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
    SLICE_X1Y129         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/Q
                         net (fo=1, routed)           0.472     0.590    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X1Y129         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X1Y129         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062                     
                         arrival time                          -0.590                     
  -------------------------------------------------------------------
                         slack                                  4.472                     

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.582ns  (logic 0.118ns (20.275%)  route 0.464ns (79.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y157                                     0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/C
    SLICE_X10Y157        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/Q
                         net (fo=1, routed)           0.464     0.582    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X10Y157        FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X10Y157        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062                     
                         arrival time                          -0.582                     
  -------------------------------------------------------------------
                         slack                                  4.480                     

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.556ns  (logic 0.114ns (20.504%)  route 0.442ns (79.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y127                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X4Y127         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.442     0.556    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[31]
    SLICE_X5Y134         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X5Y134         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063                     
                         arrival time                          -0.556                     
  -------------------------------------------------------------------
                         slack                                  4.507                     

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.549ns  (logic 0.113ns (20.583%)  route 0.436ns (79.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y162                                      0.000     0.000 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
    SLICE_X8Y162         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/Q
                         net (fo=1, routed)           0.436     0.549    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[26]
    SLICE_X7Y165         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X7Y165         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063                     
                         arrival time                          -0.549                     
  -------------------------------------------------------------------
                         slack                                  4.514                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.048ns (7.442%)  route 0.597ns (92.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.791ns (routing 0.127ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.142ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.153     1.053    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32054, routed)       0.791     1.871    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
    SLICE_X1Y141         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y141         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.919 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.597     2.516    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X1Y134         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1736, routed)        0.960     1.951    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X1Y134         FDRE                                         r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.150     2.100                     
                         clock uncertainty            0.179     2.279                     
    SLICE_X1Y134         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     2.335    static           top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -2.335                     
                         arrival time                           2.516                     
  -------------------------------------------------------------------
                         slack                                  0.181                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_out1_top_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.708ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.684ns  (logic 0.115ns (6.829%)  route 1.569ns (93.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y112                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X48Y112        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.569     1.684    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X48Y112        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X48Y112        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -1.684                     
  -------------------------------------------------------------------
                         slack                                  1.708                     

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.527ns  (logic 0.114ns (7.466%)  route 1.413ns (92.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y112                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X48Y112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.413     1.527    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X48Y111        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X48Y111        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -1.527                     
  -------------------------------------------------------------------
                         slack                                  1.865                     

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.440ns  (logic 0.114ns (7.917%)  route 1.326ns (92.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y113                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X48Y113        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.326     1.440    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X48Y109        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X48Y109        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -1.440                     
  -------------------------------------------------------------------
                         slack                                  1.952                     

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.969ns  (logic 0.117ns (12.074%)  route 0.852ns (87.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y81                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X20Y81         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.852     0.969    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X15Y87         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X15Y87         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -0.969                     
  -------------------------------------------------------------------
                         slack                                  2.423                     

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.905ns  (logic 0.114ns (12.597%)  route 0.791ns (87.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y86                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.791     0.905    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X27Y82         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X27Y82         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -0.905                     
  -------------------------------------------------------------------
                         slack                                  2.487                     

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.890ns  (logic 0.114ns (12.809%)  route 0.776ns (87.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y115                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X30Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.776     0.890    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X30Y115        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X30Y115        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     3.393    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.393                     
                         arrival time                          -0.890                     
  -------------------------------------------------------------------
                         slack                                  2.503                     

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.874ns  (logic 0.114ns (13.043%)  route 0.760ns (86.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y112                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X32Y112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.760     0.874    static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X32Y112        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X32Y112        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -0.874                     
  -------------------------------------------------------------------
                         slack                                  2.518                     

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.870ns  (logic 0.114ns (13.103%)  route 0.756ns (86.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y77                                      0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X43Y77         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.756     0.870    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X43Y77         FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X43Y77         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -0.870                     
  -------------------------------------------------------------------
                         slack                                  2.522                     

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.865ns  (logic 0.114ns (13.179%)  route 0.751ns (86.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y123                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X40Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.751     0.865    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X40Y123        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X40Y123        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.392                     
                         arrival time                          -0.865                     
  -------------------------------------------------------------------
                         slack                                  2.527                     

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.863ns  (logic 0.114ns (13.210%)  route 0.749ns (86.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y152                                     0.000     0.000 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X38Y152        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.749     0.863    static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X40Y152        FDRE                                         r  static         top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.332     3.332                   
    SLICE_X40Y152        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.394    static           top_i/memory_ss/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.394                     
                         arrival time                          -0.863                     
  -------------------------------------------------------------------
                         slack                                  2.531                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.495ns (12.228%)  route 3.553ns (87.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 39.151 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.261ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.982    11.911    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y165        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.412    39.151    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y165        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              1.086    40.237                     
                         clock uncertainty           -0.035    40.202                     
    SLICE_X31Y165        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    40.120    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         40.120                     
                         arrival time                         -11.911                     
  -------------------------------------------------------------------
                         slack                                 28.209                     

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.495ns (12.934%)  route 3.332ns (87.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 39.146 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.261ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.761    11.690    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y166        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.407    39.146    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              1.086    40.232                     
                         clock uncertainty           -0.035    40.197                     
    SLICE_X31Y166        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    40.115    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         40.115                     
                         arrival time                         -11.690                     
  -------------------------------------------------------------------
                         slack                                 28.425                     

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.495ns (12.934%)  route 3.332ns (87.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 39.146 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.261ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.761    11.690    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y166        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.407    39.146    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              1.086    40.232                     
                         clock uncertainty           -0.035    40.197                     
    SLICE_X31Y166        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    40.115    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         40.115                     
                         arrival time                         -11.690                     
  -------------------------------------------------------------------
                         slack                                 28.425                     

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.495ns (12.934%)  route 3.332ns (87.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 39.146 - 33.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.377ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.261ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.626     4.626    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.709 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         3.154     7.863    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y97         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.979 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.366     8.345    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X86Y97         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     8.534 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.205     8.739    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     8.929 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.761    11.690    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y166        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.664    36.664    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.739 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.407    39.146    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y166        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              1.086    40.232                     
                         clock uncertainty           -0.035    40.197                     
    SLICE_X31Y166        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    40.115    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         40.115                     
                         arrival time                         -11.690                     
  -------------------------------------------------------------------
                         slack                                 28.425                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.734ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     3.775    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y164        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.397     4.624    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y164        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.990     3.634                     
    SLICE_X27Y164        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     3.639    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.639                     
                         arrival time                           3.775                     
  -------------------------------------------------------------------
                         slack                                  0.136                     

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.734ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     3.775    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y164        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.397     4.624    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y164        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.990     3.634                     
    SLICE_X27Y164        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.639    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.639                     
                         arrival time                           3.775                     
  -------------------------------------------------------------------
                         slack                                  0.136                     

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.734ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     3.775    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X27Y164        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.397     4.624    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X27Y164        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.990     3.634                     
    SLICE_X27Y164        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.639    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.639                     
                         arrival time                           3.775                     
  -------------------------------------------------------------------
                         slack                                  0.136                     

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.734ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     3.775    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X27Y164        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.397     4.624    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X27Y164        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.990     3.634                     
    SLICE_X27Y164        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     3.639    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.639                     
                         arrival time                           3.775                     
  -------------------------------------------------------------------
                         slack                                  0.136                     

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.625ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.203ns (routing 0.664ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.734ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.203     3.595    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y171        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y171        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     3.644 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.173     3.817    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y172        FDPE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.398     4.625    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y172        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.951     3.674                     
    SLICE_X25Y172        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     3.679    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.679                     
                         arrival time                           3.817                     
  -------------------------------------------------------------------
                         slack                                  0.138                     

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.203ns (routing 0.664ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.734ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.203     3.595    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y170        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y170        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.644 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     3.820    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y169        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.392     4.619    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.951     3.668                     
    SLICE_X26Y169        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     3.673    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.673                     
                         arrival time                           3.820                     
  -------------------------------------------------------------------
                         slack                                  0.147                     

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.203ns (routing 0.664ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.734ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.203     3.595    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y170        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y170        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.644 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     3.820    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y169        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.392     4.619    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y169        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.951     3.668                     
    SLICE_X26Y169        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.673    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.673                     
                         arrival time                           3.820                     
  -------------------------------------------------------------------
                         slack                                  0.147                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.982ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.734ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     3.820    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y162        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.382     4.609    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.982     3.627                     
    SLICE_X27Y162        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     3.632    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.632                     
                         arrival time                           3.820                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.982ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.734ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     3.820    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y162        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.382     4.609    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.982     3.627                     
    SLICE_X27Y162        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     3.632    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.632                     
                         arrival time                           3.820                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.982ns
  Clock Net Delay (Source):      1.207ns (routing 0.664ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.734ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.365     2.365    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.392 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.207     3.599    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.647 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     3.820    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X27Y162        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.196     3.196    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.382     4.609    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X27Y162        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.982     3.627                     
    SLICE_X27Y162        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     3.632    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.632                     
                         arrival time                           3.820                     
  -------------------------------------------------------------------
                         slack                                  0.188                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       12.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.114ns (11.900%)  route 0.844ns (88.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 17.106 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.607ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.844     4.805    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y168        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.848    17.106    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.060    17.046                     
                         clock uncertainty           -0.064    16.982                     
    SLICE_X27Y168        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    16.900    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         16.900                     
                         arrival time                          -4.805                     
  -------------------------------------------------------------------
                         slack                                 12.095                     

Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.114ns (11.900%)  route 0.844ns (88.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 17.106 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.607ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.844     4.805    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y168        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.848    17.106    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.060    17.046                     
                         clock uncertainty           -0.064    16.982                     
    SLICE_X27Y168        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    16.900    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         16.900                     
                         arrival time                          -4.805                     
  -------------------------------------------------------------------
                         slack                                 12.095                     

Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.114ns (11.900%)  route 0.844ns (88.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 17.106 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.607ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.844     4.805    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y168        FDPE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.848    17.106    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.060    17.046                     
                         clock uncertainty           -0.064    16.982                     
    SLICE_X27Y168        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082    16.900    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         16.900                     
                         arrival time                          -4.805                     
  -------------------------------------------------------------------
                         slack                                 12.095                     

Slack (MET) :             12.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.114ns (11.912%)  route 0.843ns (88.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 17.110 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.607ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.843     4.804    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y168        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.852    17.110    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.060    17.050                     
                         clock uncertainty           -0.064    16.986                     
    SLICE_X26Y168        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082    16.904    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.904                     
                         arrival time                          -4.804                     
  -------------------------------------------------------------------
                         slack                                 12.100                     

Slack (MET) :             12.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.114ns (12.025%)  route 0.834ns (87.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 17.104 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.607ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.834     4.795    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y168        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.846    17.104    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.060    17.044                     
                         clock uncertainty           -0.064    16.980                     
    SLICE_X27Y168        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    16.898    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         16.898                     
                         arrival time                          -4.795                     
  -------------------------------------------------------------------
                         slack                                 12.103                     

Slack (MET) :             12.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.114ns (12.025%)  route 0.834ns (87.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 17.104 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.607ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.834     4.795    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y168        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.846    17.104    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.060    17.044                     
                         clock uncertainty           -0.064    16.980                     
    SLICE_X27Y168        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    16.898    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.898                     
                         arrival time                          -4.795                     
  -------------------------------------------------------------------
                         slack                                 12.103                     

Slack (MET) :             12.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.114ns (12.025%)  route 0.834ns (87.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 17.104 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.607ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.834     4.795    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y168        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.846    17.104    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y168        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.060    17.044                     
                         clock uncertainty           -0.064    16.980                     
    SLICE_X27Y168        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    16.898    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.898                     
                         arrival time                          -4.795                     
  -------------------------------------------------------------------
                         slack                                 12.103                     

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.114ns (13.164%)  route 0.752ns (86.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 17.089 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.607ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.752     4.713    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y173        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.831    17.089    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y173        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.060    17.029                     
                         clock uncertainty           -0.064    16.965                     
    SLICE_X27Y173        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    16.883    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         16.883                     
                         arrival time                          -4.713                     
  -------------------------------------------------------------------
                         slack                                 12.170                     

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.114ns (13.852%)  route 0.709ns (86.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 17.100 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.607ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.709     4.670    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y170        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.842    17.100    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y170        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.060    17.040                     
                         clock uncertainty           -0.064    16.976                     
    SLICE_X27Y170        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    16.894    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         16.894                     
                         arrival time                          -4.670                     
  -------------------------------------------------------------------
                         slack                                 12.224                     

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.114ns (13.852%)  route 0.709ns (86.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 17.100 - 13.328 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.659ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.607ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.517 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.607    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.607 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.472    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.241 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.678    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.761 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         2.086     3.847    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y167        FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.961 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.709     4.670    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y170        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r                 
    AK17                                              0.000    13.328 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001    13.329    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    13.647 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.698    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.698 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.476    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.811 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.183    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.258 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.842    17.100    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y170        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.060    17.040                     
                         clock uncertainty           -0.064    16.976                     
    SLICE_X27Y170        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    16.894    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.894                     
                         arrival time                          -4.670                     
  -------------------------------------------------------------------
                         slack                                 12.224                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDPE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.320ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     2.214    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.058     2.049    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.018     2.067                     
    SLICE_X29Y163        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.072    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           2.214                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.320ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.179     2.217    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.060     2.051    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.019     2.069                     
    SLICE_X29Y163        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.074    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074                     
                         arrival time                           2.217                     
  -------------------------------------------------------------------
                         slack                                  0.143                     

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Net Delay (Source):      0.896ns (routing 0.289ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.320ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.197 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.225    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.225 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.630    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.900 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.067    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.094 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         0.896     1.990    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y164        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y164        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.038 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.179     2.217    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y163        FDPE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r                 
    AK17                                              0.000     0.000 r  static         default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.453 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.501    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.501 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.958    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.751 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.960    static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.991 r  static         top_i/memory_ss/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=568, routed)         1.060     2.051    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y163        FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.019     2.069                     
    SLICE_X29Y163        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     2.074    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.074                     
                         arrival time                           2.217                     
  -------------------------------------------------------------------
                         slack                                  0.143                     





