#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Sep  8 10:16:32 2017
# Process ID: 18479
# Log file: /home/ppan/vivado.log
# Journal file: /home/ppan/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ppan/Desktop/small_data_compression/small_data_compression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/Desktop/small_data_compression/small_data_compression.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/DUT/small_data_compression'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Xilinx/Vivado/2014.3.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 5777.035 ; gain = 114.273 ; free physical = 11116 ; free virtual = 30794
update_compile_order -fileset sources_1
archive_project /home/ppan/Desktop/small_data_compression.xpr.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/Desktop/small_data_compression/small_data_compression.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/DUT/small_data_compression'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Xilinx/Vivado/2014.3.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'dout_bram_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'controller_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'sg_bram_controller_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'sg_bram_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'dout_bram_impl_1'
INFO: [Coretcl 2-1213] Including run results for 'controller_impl_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_impl_1'
INFO: [Coretcl 2-1213] Including run results for 'sg_bram_controller_impl_1'
INFO: [Coretcl 2-1213] Including run results for 'sg_bram_impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'dout_bram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'dout_bram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'controller'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'controller'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sg_bram_controller'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sg_bram_controller'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sg_bram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sg_bram'
