<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a219a4228c4a8ab33e1a1c74fe35ecea9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3580c508321295be842f8c58e512e884"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af56a955e95d35aea88ec628fc45da59b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:af56a955e95d35aea88ec628fc45da59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580c508321295be842f8c58e512e884"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3580c508321295be842f8c58e512e884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353fff3b6e35ffd3e2940d71ea4330a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a353fff3b6e35ffd3e2940d71ea4330a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219a4228c4a8ab33e1a1c74fe35ecea9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a219a4228c4a8ab33e1a1c74fe35ecea9">EAX</a></td></tr>
<tr class="separator:a219a4228c4a8ab33e1a1c74fe35ecea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b491032335b4b2360931de9a9eeef4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a328946ffb0ad5ea1c0be631452ad2938"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa7762ffec62ea182fb86ec5a157cb022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:aa7762ffec62ea182fb86ec5a157cb022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#aa7762ffec62ea182fb86ec5a157cb022">More...</a><br /></td></tr>
<tr class="separator:aa7762ffec62ea182fb86ec5a157cb022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d2b5f3011b52356950090bf7308f68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:ad3d2b5f3011b52356950090bf7308f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ad3d2b5f3011b52356950090bf7308f68">More...</a><br /></td></tr>
<tr class="separator:ad3d2b5f3011b52356950090bf7308f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095b35ff53d5f67ced67bd1e6f9cf417"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a095b35ff53d5f67ced67bd1e6f9cf417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a095b35ff53d5f67ced67bd1e6f9cf417">More...</a><br /></td></tr>
<tr class="separator:a095b35ff53d5f67ced67bd1e6f9cf417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04af9bc91e8a231a4085688ad796327f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a04af9bc91e8a231a4085688ad796327f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a04af9bc91e8a231a4085688ad796327f">More...</a><br /></td></tr>
<tr class="separator:a04af9bc91e8a231a4085688ad796327f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd84b0dd7566e6d86075bbdacd1c0ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:abdd84b0dd7566e6d86075bbdacd1c0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#abdd84b0dd7566e6d86075bbdacd1c0ea">More...</a><br /></td></tr>
<tr class="separator:abdd84b0dd7566e6d86075bbdacd1c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9695db339bc3bbcf1890143a9488f3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:af9695db339bc3bbcf1890143a9488f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#af9695db339bc3bbcf1890143a9488f3b">More...</a><br /></td></tr>
<tr class="separator:af9695db339bc3bbcf1890143a9488f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c3d9a0d6253b10ea1bb81deefd0650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:aa0c3d9a0d6253b10ea1bb81deefd0650"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#aa0c3d9a0d6253b10ea1bb81deefd0650">More...</a><br /></td></tr>
<tr class="separator:aa0c3d9a0d6253b10ea1bb81deefd0650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cac503a93784982ba71578fd30668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:ad79cac503a93784982ba71578fd30668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ad79cac503a93784982ba71578fd30668">More...</a><br /></td></tr>
<tr class="separator:ad79cac503a93784982ba71578fd30668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a4aaf70a6186d45f8dfa3b6a54031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ae42a4aaf70a6186d45f8dfa3b6a54031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ae42a4aaf70a6186d45f8dfa3b6a54031">More...</a><br /></td></tr>
<tr class="separator:ae42a4aaf70a6186d45f8dfa3b6a54031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d3391c0d25af0e64d41eecb6d3463f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:af4d3391c0d25af0e64d41eecb6d3463f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#af4d3391c0d25af0e64d41eecb6d3463f">More...</a><br /></td></tr>
<tr class="separator:af4d3391c0d25af0e64d41eecb6d3463f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d975b9708925296dcfc42e408f7ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:ad3d975b9708925296dcfc42e408f7ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ad3d975b9708925296dcfc42e408f7ce9">More...</a><br /></td></tr>
<tr class="separator:ad3d975b9708925296dcfc42e408f7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa170ea6415ef45cc195bd1e3484e52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a7aa170ea6415ef45cc195bd1e3484e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a7aa170ea6415ef45cc195bd1e3484e52">More...</a><br /></td></tr>
<tr class="separator:a7aa170ea6415ef45cc195bd1e3484e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148707b1068c301740e93ec73a0f47b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a148707b1068c301740e93ec73a0f47b9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a148707b1068c301740e93ec73a0f47b9">More...</a><br /></td></tr>
<tr class="separator:a148707b1068c301740e93ec73a0f47b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629400ceba4e02e8b47768d746a9ab86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a629400ceba4e02e8b47768d746a9ab86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a629400ceba4e02e8b47768d746a9ab86">More...</a><br /></td></tr>
<tr class="separator:a629400ceba4e02e8b47768d746a9ab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1c625ab1d8794bc649eccc8f327a22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a6c1c625ab1d8794bc649eccc8f327a22"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a6c1c625ab1d8794bc649eccc8f327a22">More...</a><br /></td></tr>
<tr class="separator:a6c1c625ab1d8794bc649eccc8f327a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016e22b8f4562792c4581a02230018be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a016e22b8f4562792c4581a02230018be"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a016e22b8f4562792c4581a02230018be">More...</a><br /></td></tr>
<tr class="separator:a016e22b8f4562792c4581a02230018be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50da62ec3d5a868c4ab200193eda88f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a50da62ec3d5a868c4ab200193eda88f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a50da62ec3d5a868c4ab200193eda88f5">More...</a><br /></td></tr>
<tr class="separator:a50da62ec3d5a868c4ab200193eda88f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d72f3e838d00ba35916da4455a0f68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a64d72f3e838d00ba35916da4455a0f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a64d72f3e838d00ba35916da4455a0f68">More...</a><br /></td></tr>
<tr class="separator:a64d72f3e838d00ba35916da4455a0f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95086c2dce68edb7d07d158ec4099531"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a95086c2dce68edb7d07d158ec4099531"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a95086c2dce68edb7d07d158ec4099531">More...</a><br /></td></tr>
<tr class="separator:a95086c2dce68edb7d07d158ec4099531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1bf1249982d4cd0d07851351fcfd00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a8b1bf1249982d4cd0d07851351fcfd00"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a8b1bf1249982d4cd0d07851351fcfd00">More...</a><br /></td></tr>
<tr class="separator:a8b1bf1249982d4cd0d07851351fcfd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6edd27af8749e2fd840e325b83a4d8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:af6edd27af8749e2fd840e325b83a4d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#af6edd27af8749e2fd840e325b83a4d8e">More...</a><br /></td></tr>
<tr class="separator:af6edd27af8749e2fd840e325b83a4d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b3ced240528f7aa2bcc390b059c692"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ac5b3ced240528f7aa2bcc390b059c692"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ac5b3ced240528f7aa2bcc390b059c692">More...</a><br /></td></tr>
<tr class="separator:ac5b3ced240528f7aa2bcc390b059c692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16f9d9bc7bb5abec4884007f2199e1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:ad16f9d9bc7bb5abec4884007f2199e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ad16f9d9bc7bb5abec4884007f2199e1a">More...</a><br /></td></tr>
<tr class="separator:ad16f9d9bc7bb5abec4884007f2199e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da0d32ce9fe899f9447d274ef794394"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a8da0d32ce9fe899f9447d274ef794394"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a8da0d32ce9fe899f9447d274ef794394">More...</a><br /></td></tr>
<tr class="separator:a8da0d32ce9fe899f9447d274ef794394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcc05acd145fbcb8a8900cf136dc1a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a1dcc05acd145fbcb8a8900cf136dc1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a1dcc05acd145fbcb8a8900cf136dc1a5">More...</a><br /></td></tr>
<tr class="separator:a1dcc05acd145fbcb8a8900cf136dc1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3087345a20e93f72d43a8ad7c74f0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:acd3087345a20e93f72d43a8ad7c74f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#acd3087345a20e93f72d43a8ad7c74f0a">More...</a><br /></td></tr>
<tr class="separator:acd3087345a20e93f72d43a8ad7c74f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fb69cbd819e0f50e90b14073118bbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:ab0fb69cbd819e0f50e90b14073118bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#ab0fb69cbd819e0f50e90b14073118bbf">More...</a><br /></td></tr>
<tr class="separator:ab0fb69cbd819e0f50e90b14073118bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915386df7798f47a9e30a44943b6edb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a915386df7798f47a9e30a44943b6edb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a915386df7798f47a9e30a44943b6edb8">More...</a><br /></td></tr>
<tr class="separator:a915386df7798f47a9e30a44943b6edb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2796bff923b05caee7c49ebe09be8472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a2796bff923b05caee7c49ebe09be8472"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a2796bff923b05caee7c49ebe09be8472">More...</a><br /></td></tr>
<tr class="separator:a2796bff923b05caee7c49ebe09be8472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe19276399d7a0f463ea76b4186cbd22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:abe19276399d7a0f463ea76b4186cbd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#abe19276399d7a0f463ea76b4186cbd22">More...</a><br /></td></tr>
<tr class="separator:abe19276399d7a0f463ea76b4186cbd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864750edfef7fe830be524a2f4ad3912"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a864750edfef7fe830be524a2f4ad3912"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#a864750edfef7fe830be524a2f4ad3912">More...</a><br /></td></tr>
<tr class="separator:a864750edfef7fe830be524a2f4ad3912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0519151ca63e4d82058df27759f0ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:af0519151ca63e4d82058df27759f0ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../de/d2c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d410_1_1_0d434.html#af0519151ca63e4d82058df27759f0ed7">More...</a><br /></td></tr>
<tr class="separator:af0519151ca63e4d82058df27759f0ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328946ffb0ad5ea1c0be631452ad2938"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a328946ffb0ad5ea1c0be631452ad2938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c7ba4c6ac5fb6ee22351b06cbefd11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a79c7ba4c6ac5fb6ee22351b06cbefd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b491032335b4b2360931de9a9eeef4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a01b491032335b4b2360931de9a9eeef4">EBX</a></td></tr>
<tr class="separator:a01b491032335b4b2360931de9a9eeef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c85a7aeb4c17616cde77cd2d7ec7a96"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1c48ed2862fd642a1d9be50bafc86b60"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7bc7def604f0eed8099abea02cc6d9c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a7bc7def604f0eed8099abea02cc6d9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a7bc7def604f0eed8099abea02cc6d9c6">More...</a><br /></td></tr>
<tr class="separator:a7bc7def604f0eed8099abea02cc6d9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72f5eede2e208e1e52047a490457c41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:aa72f5eede2e208e1e52047a490457c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#aa72f5eede2e208e1e52047a490457c41">More...</a><br /></td></tr>
<tr class="separator:aa72f5eede2e208e1e52047a490457c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6964fe98a382f274292d2cf71fe58dba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a6964fe98a382f274292d2cf71fe58dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a6964fe98a382f274292d2cf71fe58dba">More...</a><br /></td></tr>
<tr class="separator:a6964fe98a382f274292d2cf71fe58dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862ee1f0d90ae5aaf25f9c6404d711af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a862ee1f0d90ae5aaf25f9c6404d711af"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a862ee1f0d90ae5aaf25f9c6404d711af">More...</a><br /></td></tr>
<tr class="separator:a862ee1f0d90ae5aaf25f9c6404d711af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142772253db23f30c2548a35629783c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a142772253db23f30c2548a35629783c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a142772253db23f30c2548a35629783c0">More...</a><br /></td></tr>
<tr class="separator:a142772253db23f30c2548a35629783c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84f26dbfb609b97cbd03e6f54c0ee59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:ac84f26dbfb609b97cbd03e6f54c0ee59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ac84f26dbfb609b97cbd03e6f54c0ee59">More...</a><br /></td></tr>
<tr class="separator:ac84f26dbfb609b97cbd03e6f54c0ee59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109f2b8e30528f97d37b9624d04d27ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a109f2b8e30528f97d37b9624d04d27ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a109f2b8e30528f97d37b9624d04d27ac">More...</a><br /></td></tr>
<tr class="separator:a109f2b8e30528f97d37b9624d04d27ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0ad697b2763b2e4f2b27e5098a766a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a9c0ad697b2763b2e4f2b27e5098a766a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a9c0ad697b2763b2e4f2b27e5098a766a">More...</a><br /></td></tr>
<tr class="separator:a9c0ad697b2763b2e4f2b27e5098a766a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9c16b8d525c75c9f6c223a4b7b9602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a8e9c16b8d525c75c9f6c223a4b7b9602"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a8e9c16b8d525c75c9f6c223a4b7b9602">More...</a><br /></td></tr>
<tr class="separator:a8e9c16b8d525c75c9f6c223a4b7b9602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ac2dceff5c277420b4a9d38e0d3457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a74ac2dceff5c277420b4a9d38e0d3457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a74ac2dceff5c277420b4a9d38e0d3457">More...</a><br /></td></tr>
<tr class="separator:a74ac2dceff5c277420b4a9d38e0d3457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bebf2a8022f225bc99055d032bda61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:ab6bebf2a8022f225bc99055d032bda61"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ab6bebf2a8022f225bc99055d032bda61">More...</a><br /></td></tr>
<tr class="separator:ab6bebf2a8022f225bc99055d032bda61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8d332562909da72264b9976611abd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:aba8d332562909da72264b9976611abd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#aba8d332562909da72264b9976611abd2">More...</a><br /></td></tr>
<tr class="separator:aba8d332562909da72264b9976611abd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29078e99de9008c3ad8722d6c75810e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ae29078e99de9008c3ad8722d6c75810e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ae29078e99de9008c3ad8722d6c75810e">More...</a><br /></td></tr>
<tr class="separator:ae29078e99de9008c3ad8722d6c75810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ca805945ee718f5f19ebf87341807d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:aa0ca805945ee718f5f19ebf87341807d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#aa0ca805945ee718f5f19ebf87341807d">More...</a><br /></td></tr>
<tr class="separator:aa0ca805945ee718f5f19ebf87341807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a06f26bc04a9788cb4d412ec2b3be1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a58a06f26bc04a9788cb4d412ec2b3be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a58a06f26bc04a9788cb4d412ec2b3be1">More...</a><br /></td></tr>
<tr class="separator:a58a06f26bc04a9788cb4d412ec2b3be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1005e73fe09d5a0a6465061c21ea603f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a1005e73fe09d5a0a6465061c21ea603f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a1005e73fe09d5a0a6465061c21ea603f">More...</a><br /></td></tr>
<tr class="separator:a1005e73fe09d5a0a6465061c21ea603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f9c50a6d62a1ce9792a96e64cd0892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ac3f9c50a6d62a1ce9792a96e64cd0892"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ac3f9c50a6d62a1ce9792a96e64cd0892">More...</a><br /></td></tr>
<tr class="separator:ac3f9c50a6d62a1ce9792a96e64cd0892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555ba0f6a41a0f2cf70f7e0ce2613608"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a555ba0f6a41a0f2cf70f7e0ce2613608"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a555ba0f6a41a0f2cf70f7e0ce2613608">More...</a><br /></td></tr>
<tr class="separator:a555ba0f6a41a0f2cf70f7e0ce2613608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0370c54f74df0edaab4766009ff5edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ae0370c54f74df0edaab4766009ff5edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ae0370c54f74df0edaab4766009ff5edc">More...</a><br /></td></tr>
<tr class="separator:ae0370c54f74df0edaab4766009ff5edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cde83f46711636c789875aee68e6b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:ac9cde83f46711636c789875aee68e6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ac9cde83f46711636c789875aee68e6b3">More...</a><br /></td></tr>
<tr class="separator:ac9cde83f46711636c789875aee68e6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e507d438b66811987b608f437e4627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a12e507d438b66811987b608f437e4627"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a12e507d438b66811987b608f437e4627">More...</a><br /></td></tr>
<tr class="separator:a12e507d438b66811987b608f437e4627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f35bc3fbea01d31b20bca5932ad4bda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a2f35bc3fbea01d31b20bca5932ad4bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a2f35bc3fbea01d31b20bca5932ad4bda">More...</a><br /></td></tr>
<tr class="separator:a2f35bc3fbea01d31b20bca5932ad4bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8400293772955388b639873e875a58c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ae8400293772955388b639873e875a58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#ae8400293772955388b639873e875a58c">More...</a><br /></td></tr>
<tr class="separator:ae8400293772955388b639873e875a58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd15a56426ef9e40a146955fee806c57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:afd15a56426ef9e40a146955fee806c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#afd15a56426ef9e40a146955fee806c57">More...</a><br /></td></tr>
<tr class="separator:afd15a56426ef9e40a146955fee806c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32dd28255d3534c3a319263b8490fe85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a32dd28255d3534c3a319263b8490fe85"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a32dd28255d3534c3a319263b8490fe85">More...</a><br /></td></tr>
<tr class="separator:a32dd28255d3534c3a319263b8490fe85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fc6e866589a2d8d23becb2cb662b02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a13fc6e866589a2d8d23becb2cb662b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a13fc6e866589a2d8d23becb2cb662b02">More...</a><br /></td></tr>
<tr class="separator:a13fc6e866589a2d8d23becb2cb662b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c7e4f846cd46274ea16bd1b19bfd9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a52c7e4f846cd46274ea16bd1b19bfd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../da/d34/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d420_1_1_0d464.html#a52c7e4f846cd46274ea16bd1b19bfd9f">More...</a><br /></td></tr>
<tr class="separator:a52c7e4f846cd46274ea16bd1b19bfd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c48ed2862fd642a1d9be50bafc86b60"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1c48ed2862fd642a1d9be50bafc86b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa433f0c012f0f434d6677ac01d4b06e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa433f0c012f0f434d6677ac01d4b06e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c85a7aeb4c17616cde77cd2d7ec7a96"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8c85a7aeb4c17616cde77cd2d7ec7a96">ECX</a></td></tr>
<tr class="separator:a8c85a7aeb4c17616cde77cd2d7ec7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9429493775dc53af6309f7d6d1d6f81"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a72884ab27ee775c8d65ab58eace682b3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4abec71ec5b4630ab24c07fb5ea4f01c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a4abec71ec5b4630ab24c07fb5ea4f01c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a4abec71ec5b4630ab24c07fb5ea4f01c">More...</a><br /></td></tr>
<tr class="separator:a4abec71ec5b4630ab24c07fb5ea4f01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1899e6b97255b6bf5ea65a4f8f6d7085"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a1899e6b97255b6bf5ea65a4f8f6d7085"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a1899e6b97255b6bf5ea65a4f8f6d7085">More...</a><br /></td></tr>
<tr class="separator:a1899e6b97255b6bf5ea65a4f8f6d7085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eada0d9b0b4bfac07db3cd4d0944cea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a4eada0d9b0b4bfac07db3cd4d0944cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a4eada0d9b0b4bfac07db3cd4d0944cea">More...</a><br /></td></tr>
<tr class="separator:a4eada0d9b0b4bfac07db3cd4d0944cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42902d8713e5bfab9b245f948aac61b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a42902d8713e5bfab9b245f948aac61b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a42902d8713e5bfab9b245f948aac61b1">More...</a><br /></td></tr>
<tr class="separator:a42902d8713e5bfab9b245f948aac61b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd4f23e80fb1313205b30a963dc4a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a2cd4f23e80fb1313205b30a963dc4a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a2cd4f23e80fb1313205b30a963dc4a91">More...</a><br /></td></tr>
<tr class="separator:a2cd4f23e80fb1313205b30a963dc4a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbaa9c5770451d55a856db98f0536ffa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:afbaa9c5770451d55a856db98f0536ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#afbaa9c5770451d55a856db98f0536ffa">More...</a><br /></td></tr>
<tr class="separator:afbaa9c5770451d55a856db98f0536ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1423c8cc0fcf68db10511a76dcec334d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a1423c8cc0fcf68db10511a76dcec334d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a1423c8cc0fcf68db10511a76dcec334d">More...</a><br /></td></tr>
<tr class="separator:a1423c8cc0fcf68db10511a76dcec334d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4eacfd8c3e0862cdd2b5afca726e883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:af4eacfd8c3e0862cdd2b5afca726e883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#af4eacfd8c3e0862cdd2b5afca726e883">More...</a><br /></td></tr>
<tr class="separator:af4eacfd8c3e0862cdd2b5afca726e883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98d2cb352d71fda99cc098003070a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a3f98d2cb352d71fda99cc098003070a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a3f98d2cb352d71fda99cc098003070a9">More...</a><br /></td></tr>
<tr class="separator:a3f98d2cb352d71fda99cc098003070a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c2bc0a6817253a5c579e03dcb87c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a584c2bc0a6817253a5c579e03dcb87c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a584c2bc0a6817253a5c579e03dcb87c3">More...</a><br /></td></tr>
<tr class="separator:a584c2bc0a6817253a5c579e03dcb87c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52e8c0b36545e2a048233d51ca5b857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:af52e8c0b36545e2a048233d51ca5b857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#af52e8c0b36545e2a048233d51ca5b857">More...</a><br /></td></tr>
<tr class="separator:af52e8c0b36545e2a048233d51ca5b857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0686ddfa42017d54552429538526ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a0e0686ddfa42017d54552429538526ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a0e0686ddfa42017d54552429538526ed">More...</a><br /></td></tr>
<tr class="separator:a0e0686ddfa42017d54552429538526ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65fabc416d053807a496e2158b5801e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:aa65fabc416d053807a496e2158b5801e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#aa65fabc416d053807a496e2158b5801e">More...</a><br /></td></tr>
<tr class="separator:aa65fabc416d053807a496e2158b5801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4172c4692d005e05b55b84d612553d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a7c4172c4692d005e05b55b84d612553d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a7c4172c4692d005e05b55b84d612553d">More...</a><br /></td></tr>
<tr class="separator:a7c4172c4692d005e05b55b84d612553d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a6aa9c8219ea49008a1fff0737b3df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a43a6aa9c8219ea49008a1fff0737b3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a43a6aa9c8219ea49008a1fff0737b3df">More...</a><br /></td></tr>
<tr class="separator:a43a6aa9c8219ea49008a1fff0737b3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b749c319cd6ed5afbf9147ff8718f32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a3b749c319cd6ed5afbf9147ff8718f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a3b749c319cd6ed5afbf9147ff8718f32">More...</a><br /></td></tr>
<tr class="separator:a3b749c319cd6ed5afbf9147ff8718f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cfb181f2ea76db00eec3f434b5084a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a55cfb181f2ea76db00eec3f434b5084a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a55cfb181f2ea76db00eec3f434b5084a">More...</a><br /></td></tr>
<tr class="separator:a55cfb181f2ea76db00eec3f434b5084a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b1a9e907af9efb1f7dc000d8d67cca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a54b1a9e907af9efb1f7dc000d8d67cca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a54b1a9e907af9efb1f7dc000d8d67cca">More...</a><br /></td></tr>
<tr class="separator:a54b1a9e907af9efb1f7dc000d8d67cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fe52bca323d8e28a95baba6546de5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a93fe52bca323d8e28a95baba6546de5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a93fe52bca323d8e28a95baba6546de5d">More...</a><br /></td></tr>
<tr class="separator:a93fe52bca323d8e28a95baba6546de5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a913892649e29e108ad43d6ddeddc3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a5a913892649e29e108ad43d6ddeddc3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a5a913892649e29e108ad43d6ddeddc3a">More...</a><br /></td></tr>
<tr class="separator:a5a913892649e29e108ad43d6ddeddc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb43a9cdbf91f3fa009b90ef8770317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a2bb43a9cdbf91f3fa009b90ef8770317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a2bb43a9cdbf91f3fa009b90ef8770317">More...</a><br /></td></tr>
<tr class="separator:a2bb43a9cdbf91f3fa009b90ef8770317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6c1df42f34b2c83de3424762de813c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:adf6c1df42f34b2c83de3424762de813c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#adf6c1df42f34b2c83de3424762de813c">More...</a><br /></td></tr>
<tr class="separator:adf6c1df42f34b2c83de3424762de813c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3afca9d32561f9f117f612c2464541"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a8e3afca9d32561f9f117f612c2464541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a8e3afca9d32561f9f117f612c2464541">More...</a><br /></td></tr>
<tr class="separator:a8e3afca9d32561f9f117f612c2464541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfbc791dfeba76816d8dc1bd14f6708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a8dfbc791dfeba76816d8dc1bd14f6708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a8dfbc791dfeba76816d8dc1bd14f6708">More...</a><br /></td></tr>
<tr class="separator:a8dfbc791dfeba76816d8dc1bd14f6708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7975a84753e7f22205397a9ce7779a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:af7975a84753e7f22205397a9ce7779a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#af7975a84753e7f22205397a9ce7779a5">More...</a><br /></td></tr>
<tr class="separator:af7975a84753e7f22205397a9ce7779a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b98314f3bdb05398f7711ac68451c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:ad7b98314f3bdb05398f7711ac68451c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#ad7b98314f3bdb05398f7711ac68451c8">More...</a><br /></td></tr>
<tr class="separator:ad7b98314f3bdb05398f7711ac68451c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0deb8cdf96143fd1d8546dd002f12c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:abb0deb8cdf96143fd1d8546dd002f12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#abb0deb8cdf96143fd1d8546dd002f12c">More...</a><br /></td></tr>
<tr class="separator:abb0deb8cdf96143fd1d8546dd002f12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef2562d927929eea1e853a10d652905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a0ef2562d927929eea1e853a10d652905"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a0ef2562d927929eea1e853a10d652905">More...</a><br /></td></tr>
<tr class="separator:a0ef2562d927929eea1e853a10d652905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a19e6727b9f0562e7aa26e06235ea4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a8a19e6727b9f0562e7aa26e06235ea4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#a8a19e6727b9f0562e7aa26e06235ea4f">More...</a><br /></td></tr>
<tr class="separator:a8a19e6727b9f0562e7aa26e06235ea4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f491b56c0cce1243c7d957ce410601"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ae1f491b56c0cce1243c7d957ce410601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d3/d3a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d424_1_1_0d488.html#ae1f491b56c0cce1243c7d957ce410601">More...</a><br /></td></tr>
<tr class="separator:ae1f491b56c0cce1243c7d957ce410601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72884ab27ee775c8d65ab58eace682b3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a72884ab27ee775c8d65ab58eace682b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70f39ead9fa5a58c22d6706c6a9ea86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac70f39ead9fa5a58c22d6706c6a9ea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9429493775dc53af6309f7d6d1d6f81"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae9429493775dc53af6309f7d6d1d6f81">EDX</a></td></tr>
<tr class="separator:ae9429493775dc53af6309f7d6d1d6f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a219a4228c4a8ab33e1a1c74fe35ecea9">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a01b491032335b4b2360931de9a9eeef4">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8c85a7aeb4c17616cde77cd2d7ec7a96">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae9429493775dc53af6309f7d6d1d6f81">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a01b491032335b4b2360931de9a9eeef4"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a01b491032335b4b2360931de9a9eeef4">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@410 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a219a4228c4a8ab33e1a1c74fe35ecea9"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a219a4228c4a8ab33e1a1c74fe35ecea9">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@408 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a8c85a7aeb4c17616cde77cd2d7ec7a96"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8c85a7aeb4c17616cde77cd2d7ec7a96">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@420 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ae9429493775dc53af6309f7d6d1d6f81"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae9429493775dc53af6309f7d6d1d6f81">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@424 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a219a4228c4a8ab33e1a1c74fe35ecea9">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a01b491032335b4b2360931de9a9eeef4">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8c85a7aeb4c17616cde77cd2d7ec7a96">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae9429493775dc53af6309f7d6d1d6f81">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a219a4228c4a8ab33e1a1c74fe35ecea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219a4228c4a8ab33e1a1c74fe35ecea9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a01b491032335b4b2360931de9a9eeef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b491032335b4b2360931de9a9eeef4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a8c85a7aeb4c17616cde77cd2d7ec7a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c85a7aeb4c17616cde77cd2d7ec7a96">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ae9429493775dc53af6309f7d6d1d6f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9429493775dc53af6309f7d6d1d6f81">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
