# For Licence details look at https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg/-/blob/master/LICENSE.incore

fsub_b1:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b1(32, "fsub.s", 2)': 0
        
fsub_b2:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b2(32, "fsub.s", 2)': 0
        
fsub_b3:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b3(32, "fsub.s", 2)': 0
        
fsub_b4:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b4(32, "fsub.s", 2)': 0
        
fsub_b5:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b5(32, "fsub.s", 2)': 0
        
fsub_b7:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b7(32, "fsub.s", 2)': 0
        
fsub_b8:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b8(32, "fsub.s", 2)': 0
        
fsub_b10:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b10(32, "fsub.s", 2)': 0
        
fsub_b11:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b11(32, "fsub.s", 2)': 0
        
fsub_b12:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b12(32, "fsub.s", 2)': 0
        
fsub_b13:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsub.s: 0
    rs1: 
      <<: *all_regs
    rs2:
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b13(32, "fsub.s", 2)': 0
