;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 2
	ADD 30, 4
	SPL 0, <-7
	SPL 0, <-7
	SLT 20, @12
	CMP 8, -24
	DAT #130, #9
	SPL 0, <2
	JMZ 0, <2
	SUB @121, 106
	JMZ <338, 0
	SUB 270, <560
	SLT @723, 10
	DAT #12, <120
	DAT <12, <200
	DAT #12, <120
	SUB -207, <-120
	CMP @121, 106
	CMP @121, 106
	CMP 270, 5
	SUB -207, <-120
	ADD 30, 4
	SLT 0, @2
	ADD 0, @2
	SUB @-127, 100
	SUB -207, <-120
	JMZ <338, 0
	DAT #-207, #-120
	SUB @-20, @0
	DJN -1, @-20
	DJN 130, 9
	DAT #-127, #100
	JMZ -209, @-120
	JMZ -209, @-120
	SPL 270, 5
	DAT #12, <120
	DAT #270, #560
	SPL 0, <-7
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-7
	SUB 0, 2
