#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000254ca58b1c0 .scope module, "min_mex_tb" "min_mex_tb" 2 3;
 .timescale -9 -12;
P_00000254ca57f830 .param/l "ADDR_WIDTH" 1 2 6, +C4<00000000000000000000000000000100>;
P_00000254ca57f868 .param/l "DATA_WIDTH" 1 2 7, +C4<00000000000000000000000000000101>;
P_00000254ca57f8a0 .param/l "depth" 1 2 8, +C4<000000000000000000000000000000010000>;
o00000254ca5a3738 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v00000254ca5f5840_0 name=_ivl_0
v00000254ca5f5e80_0 .var "addr", 3 0;
v00000254ca5f52a0_0 .var "clk", 0 0;
RS_00000254ca5a33d8 .resolv tri, L_00000254ca5f66a0, L_00000254ca5f5ac0;
v00000254ca5f62e0_0 .net8 "data", 4 0, RS_00000254ca5a33d8;  2 drivers
v00000254ca5f4c60_0 .var "dataValid", 0 0;
v00000254ca5f5340_0 .var "data_in", 4 0;
v00000254ca5f4bc0_0 .var/i "i", 31 0;
v00000254ca5f4940_0 .net "outValid", 0 0, v00000254ca5f5480_0;  1 drivers
v00000254ca5f5d40_0 .var "read", 0 0;
v00000254ca5f53e0_0 .var "reset", 0 0;
v00000254ca5f6100_0 .net "resetDone", 0 0, L_00000254ca5f6740;  1 drivers
L_00000254ca5f66a0 .functor MUXZ 5, o00000254ca5a3738, v00000254ca5f5340_0, v00000254ca5f4c60_0, C4<>;
S_00000254ca58b350 .scope module, "dut" "min_mex" 2 27, 3 1 0, S_00000254ca58b1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /OUTPUT 1 "outValid";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /OUTPUT 1 "resetDone";
    .port_info 7 /INOUT 5 "data";
P_00000254ca59b9e0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_00000254ca59ba18 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_00000254ca59ba50 .param/l "S_DONE" 1 3 23, C4<100>;
P_00000254ca59ba88 .param/l "S_IDLE" 1 3 19, C4<000>;
P_00000254ca59bac0 .param/l "S_READ" 1 3 20, C4<001>;
P_00000254ca59baf8 .param/l "S_READ_INTERMEDIATE" 1 3 21, C4<010>;
P_00000254ca59bb30 .param/l "S_RUN" 1 3 22, C4<011>;
P_00000254ca59bb68 .param/l "depth" 1 3 17, +C4<000000000000000000000000000000010000>;
L_00000254ca59e140 .functor AND 1, v00000254ca5f58e0_0, L_00000254ca5f5f20, C4<1>, C4<1>;
o00000254ca5a3288 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v00000254ca57c5c0_0 name=_ivl_0
L_00000254ca640088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000254ca57c700_0 .net/2u *"_ivl_12", 0 0, L_00000254ca640088;  1 drivers
L_00000254ca6400d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000254ca57cde0_0 .net/2u *"_ivl_14", 0 0, L_00000254ca6400d0;  1 drivers
v00000254ca57c840_0 .net *"_ivl_5", 0 0, L_00000254ca5f5f20;  1 drivers
v00000254ca57cfc0_0 .net *"_ivl_7", 0 0, L_00000254ca59e140;  1 drivers
o00000254ca5a3378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v00000254ca57d060_0 name=_ivl_8
v00000254ca57ca20_0 .net "addr", 3 0, v00000254ca5f5e80_0;  1 drivers
v00000254ca57c8e0_0 .net "clk", 0 0, v00000254ca5f52a0_0;  1 drivers
v00000254ca57c980_0 .net8 "data", 4 0, RS_00000254ca5a33d8;  alias, 2 drivers
v00000254ca57d100_0 .net "dataValid", 0 0, v00000254ca5f4c60_0;  1 drivers
RS_00000254ca5a30d8 .resolv tri, L_00000254ca5f5b60, L_00000254ca5f5980;
v00000254ca57cac0_0 .net8 "data_mem", 4 0, RS_00000254ca5a30d8;  2 drivers
v00000254ca5f4da0_0 .var "nxt_state", 2 0;
v00000254ca5f5480_0 .var "outValid", 0 0;
v00000254ca5f5a20_0 .net "read", 0 0, v00000254ca5f5d40_0;  1 drivers
v00000254ca5f58e0_0 .var "readEnable", 0 0;
v00000254ca5f5de0_0 .net "reset", 0 0, v00000254ca5f53e0_0;  1 drivers
v00000254ca5f49e0_0 .var "resetAddr", 3 0;
v00000254ca5f5520_0 .net "resetDone", 0 0, L_00000254ca5f6740;  alias, 1 drivers
v00000254ca5f6600_0 .var "resetting", 0 0;
v00000254ca5f61a0_0 .var "state", 2 0;
v00000254ca5f6240_0 .var "writeEnable", 0 0;
E_00000254ca5a15f0 .event anyedge, v00000254ca5f61a0_0, v00000254ca5f6600_0, v00000254ca5f5a20_0, v00000254ca57d100_0;
L_00000254ca5f5b60 .functor MUXZ 5, o00000254ca5a3288, RS_00000254ca5a33d8, v00000254ca5f6240_0, C4<>;
L_00000254ca5f5f20 .reduce/nor v00000254ca5f6240_0;
L_00000254ca5f5ac0 .functor MUXZ 5, o00000254ca5a3378, RS_00000254ca5a30d8, L_00000254ca59e140, C4<>;
L_00000254ca5f6740 .functor MUXZ 1, L_00000254ca6400d0, L_00000254ca640088, v00000254ca5f6600_0, C4<>;
L_00000254ca5f4d00 .functor MUXZ 4, v00000254ca5f5e80_0, v00000254ca5f49e0_0, v00000254ca5f53e0_0, C4<>;
S_00000254ca59bbb0 .scope module, "m" "mem" 3 38, 4 6 0, S_00000254ca58b350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "readEnable";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INOUT 5 "data";
P_00000254ca5388f0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000000100>;
P_00000254ca538928 .param/l "DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000000101>;
L_00000254ca59df10 .functor AND 1, v00000254ca5f58e0_0, L_00000254ca5f4f80, C4<1>, C4<1>;
v00000254ca57cf20_0 .net *"_ivl_1", 0 0, L_00000254ca5f4f80;  1 drivers
v00000254ca57c660_0 .net *"_ivl_3", 0 0, L_00000254ca59df10;  1 drivers
o00000254ca5a3048 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v00000254ca57cc00_0 name=_ivl_4
v00000254ca57d240_0 .net "addr", 3 0, L_00000254ca5f4d00;  1 drivers
v00000254ca57c3e0_0 .net "clk", 0 0, v00000254ca5f52a0_0;  alias, 1 drivers
v00000254ca57cca0_0 .net8 "data", 4 0, RS_00000254ca5a30d8;  alias, 2 drivers
v00000254ca57cd40 .array "memory", 0 15, 4 0;
v00000254ca57c340_0 .net "readEnable", 0 0, v00000254ca5f58e0_0;  1 drivers
v00000254ca57c520_0 .var "temp_data", 4 0;
v00000254ca57c7a0_0 .net "writeEnable", 0 0, v00000254ca5f6240_0;  1 drivers
E_00000254ca5a12b0 .event posedge, v00000254ca57c3e0_0;
L_00000254ca5f4f80 .reduce/nor v00000254ca5f6240_0;
L_00000254ca5f5980 .functor MUXZ 5, o00000254ca5a3048, v00000254ca57c520_0, L_00000254ca59df10, C4<>;
    .scope S_00000254ca59bbb0;
T_0 ;
    %wait E_00000254ca5a12b0;
    %load/vec4 v00000254ca57c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000254ca57cca0_0;
    %load/vec4 v00000254ca57d240_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254ca57cd40, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000254ca57c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000254ca57d240_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000254ca57cd40, 4;
    %assign/vec4 v00000254ca57c520_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000254ca58b350;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000254ca5f49e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254ca5f6600_0, 0;
    %end;
    .thread T_1;
    .scope S_00000254ca58b350;
T_2 ;
    %wait E_00000254ca5a12b0;
    %load/vec4 v00000254ca5f5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000254ca5f61a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254ca5f6600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000254ca5f4da0_0;
    %assign/vec4 v00000254ca5f61a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000254ca58b350;
T_3 ;
    %wait E_00000254ca5a15f0;
    %load/vec4 v00000254ca5f61a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000254ca5f4da0_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v00000254ca5f6600_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %store/vec4 v00000254ca5f4da0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v00000254ca5f5a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v00000254ca57d100_0;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v00000254ca5f4da0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000254ca5f4da0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000254ca5f4da0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000254ca5f4da0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000254ca58b350;
T_4 ;
    %wait E_00000254ca5a12b0;
    %load/vec4 v00000254ca5f61a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f58e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f6240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f5480_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f58e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f6240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f5480_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f6600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000254ca5f49e0_0, 0;
    %load/vec4 v00000254ca5f5a20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.10, 10;
    %load/vec4 v00000254ca57d100_0;
    %and;
T_4.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.9, 9;
    %load/vec4 v00000254ca5f6600_0;
    %nor/r;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f58e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254ca5f6240_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f58e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f6240_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f58e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254ca5f6240_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254ca5f58e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f6240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f5480_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254ca5f5480_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000254ca58b350;
T_5 ;
    %wait E_00000254ca5a12b0;
    %load/vec4 v00000254ca5f6600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000254ca5f49e0_0;
    %pad/u 36;
    %cmpi/u 15, 0, 36;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v00000254ca5f49e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000254ca5f49e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254ca5f6600_0, 0;
    %vpi_call 3 133 "$display", "finished resetting" {0 0 0};
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000254ca58b1c0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000254ca5f52a0_0;
    %inv;
    %store/vec4 v00000254ca5f52a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000254ca58b1c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254ca5f52a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254ca5f53e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254ca5f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254ca5f5d40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000254ca5f5e80_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000254ca5f5340_0, 0, 5;
    %vpi_call 2 50 "$monitor", "Time: %0t | State: %b | re : %b | we : %b | Addr: %d | Data: %d | Read: %b | DataValid: %b | OutValid: %b", $time, v00000254ca5f61a0_0, v00000254ca5f58e0_0, v00000254ca5f6240_0, v00000254ca5f5e80_0, v00000254ca5f62e0_0, v00000254ca5f5d40_0, v00000254ca5f4c60_0, v00000254ca5f4940_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254ca5f53e0_0, 0, 1;
    %delay 10000, 0;
T_7.0 ;
    %load/vec4 v00000254ca5f6100_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.1, 8;
    %delay 10000, 0;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254ca5f4c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254ca5f4bc0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000254ca5f4bc0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
    %jmp/0xz T_7.3, 5;
    %delay 10000, 0;
    %load/vec4 v00000254ca5f4bc0_0;
    %pad/s 4;
    %store/vec4 v00000254ca5f5e80_0, 0, 4;
    %vpi_func 2 62 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v00000254ca5f5340_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254ca5f5d40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254ca5f5d40_0, 0, 1;
    %load/vec4 v00000254ca5f4bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000254ca5f4bc0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254ca5f4bc0_0, 0, 32;
T_7.4 ;
    %load/vec4 v00000254ca5f4bc0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
    %jmp/0xz T_7.5, 5;
    %delay 10000, 0;
    %load/vec4 v00000254ca5f4bc0_0;
    %pad/s 4;
    %store/vec4 v00000254ca5f5e80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254ca5f5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254ca5f4c60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254ca5f5d40_0, 0, 1;
    %load/vec4 v00000254ca5f4bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000254ca5f4bc0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %delay 20000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\maintb.vl";
    ".\ctrl.vl";
    ".\mem.vl";
