Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 26 17:39:42 2018
| Host         : ECTET-1360-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   196 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           58 |
| No           | No                    | Yes                    |             501 |          164 |
| No           | Yes                   | No                     |             502 |          117 |
| Yes          | No                    | No                     |             508 |          117 |
| Yes          | No                    | Yes                    |             563 |          146 |
| Yes          | Yes                   | No                     |             462 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                           Clock Signal                                                          |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg1[3]_i_1_n_0                                                                                     | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_clr_enc_a_i_1_n_0                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/encoder_reader_top_0/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                     | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_araddr                          | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/state                                              | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/buf_pointer                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg2[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg2[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg2[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg3[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg3[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg3[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg4[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg4[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg4[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg5[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][23]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg5[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg5[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg6[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg6[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg6[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg8[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg8[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg8[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg9[7]                                                                                             | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg9[15]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                            | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                            | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                            | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/rdata[7]_i_1_n_0                                       | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/sda_shift_0                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][31]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][39]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][47]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][55]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][63]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][23]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][31]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][39]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][47]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][55]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][63]_i_1_n_0                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg9[23]                                                                                            | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/addr[3]_i_1_n_0                                    | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/fetched_instruction[15]_i_1_n_0                    |                                                                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/last_addr[4]_i_1_n_0                                   | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_addr                                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                4 |             15 |
|  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/E[0] |                                                                                                                                                               |                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_rresp                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_rep[4]_i_1_n_0                             | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/sleep_counter[19]_i_2_n_0                          | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/sleep_counter[19]_i_1_n_0     |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                          |               11 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/current_clock_count                                                                              | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o                                                                        | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o                                                                        | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o                                                                        | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count                                                                              | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/current_clock_count                                                                              | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/led_axi_0/U0/led_axi_v1_0_S00_AXI_inst/led_a_sig[1]_i_1_n_0                                                                   |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o[21]_i_1_n_0                                                                  | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o[21]_i_1_n_0                                                                  | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o[21]_i_1_n_0                                                                  | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/pwm_generator_2/U0/dir_o_i_2_n_0                                                                                              |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/pwm_generator_0/U0/dir_o_i_2_n_0                                                                                              |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/pwm_generator_1/U0/dir_o_i_2_n_0                                                                                              |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/pwm_generator_3/U0/dir_o_i_2_n_0                                                                                              |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata[30]_i_1_n_0                                                                                   | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |               30 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                           | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                          |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                9 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |               11 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |                9 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |               12 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |               12 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_1_n_0                                                               | design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |               18 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/encoder_reader_top_0/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_1_n_0                                                               | design_1_i/encoder_reader_top_0/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |               20 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_1_n_0                                                               | design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |               13 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_1_n_0                                                               | design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0                                            |               14 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/led_error_1/U0/led_o_i_1_n_0                                                                                                  |               26 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/led_error_2/U0/led_o_i_1_n_0                                                                                                  |               32 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/led_error_0/U0/led_o_i_1_n_0                                                                                                  |               23 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               |                                                                                                                                          |               54 |            149 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                               | design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in                                                                             |               74 |            375 |
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    13 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                    43 |
| 9      |                     2 |
| 12     |                     6 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    47 |
+--------+-----------------------+


