{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1557001117578 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Element_Test_Bed EP4CE75F29C8 " "Selected device EP4CE75F29C8 for design \"Element_Test_Bed\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557001117595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557001117737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557001117737 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557001118185 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557001118196 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557001118567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557001118567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557001118567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8 " "Device EP4CE115F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557001118567 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557001118567 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557001118573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557001118573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557001118573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557001118573 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557001118573 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557001118579 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 111 " "No exact pin location assignment(s) for 111 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557001120377 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Element_Test_Bed.sdc " "Synopsys Design Constraints File file not found: 'Element_Test_Bed.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557001120805 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557001120805 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557001120819 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557001120819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557001120821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557001121037 ""}  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557001121037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clear~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557001121037 ""}  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557001121037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557001121467 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557001121468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557001121469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557001121472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557001121476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557001121479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557001121479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557001121481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557001121561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557001121563 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557001121563 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "109 unused 3.3V 45 64 0 " "Number of I/O pins in group: 109 (unused VREF, 3.3V VCCIO, 45 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1557001121569 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1557001121569 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557001121569 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 48 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 59 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557001121570 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1557001121570 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557001121570 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557001122001 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557001122008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557001126851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557001127345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557001127413 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557001129545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557001129545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557001130179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X71_Y50 X82_Y62 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X71_Y50 to location X82_Y62" {  } { { "loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X71_Y50 to location X82_Y62"} { { 12 { 0 ""} 71 50 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557001134670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557001134670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557001135357 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557001135357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557001135357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557001135360 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557001135575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557001135596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557001136290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557001136290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557001137093 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557001137919 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557001138936 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelA\[0\] 3.3-V LVTTL J28 " "Pin rdRegSelA\[0\] uses I/O standard 3.3-V LVTTL at J28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelA[0] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelA\[1\] 3.3-V LVTTL J27 " "Pin rdRegSelA\[1\] uses I/O standard 3.3-V LVTTL at J27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelA[1] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelA\[3\] 3.3-V LVTTL F19 " "Pin rdRegSelA\[3\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelA[3] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelA\[2\] 3.3-V LVTTL D20 " "Pin rdRegSelA\[2\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelA[2] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelB\[0\] 3.3-V LVTTL D21 " "Pin rdRegSelB\[0\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelB[0] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelB\[1\] 3.3-V LVTTL B22 " "Pin rdRegSelB\[1\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelB[1] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelB\[3\] 3.3-V LVTTL F26 " "Pin rdRegSelB\[3\] uses I/O standard 3.3-V LVTTL at F26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelB[3] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdRegSelB\[2\] 3.3-V LVTTL H25 " "Pin rdRegSelB\[2\] uses I/O standard 3.3-V LVTTL at H25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rdRegSelB[2] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[0\] 3.3-V LVTTL K26 " "Pin regDataIn\[0\] uses I/O standard 3.3-V LVTTL at K26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[0] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL J1 " "Pin clk uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clear 3.3-V LVTTL Y2 " "Pin clear uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clear } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wrRegSel\[0\] 3.3-V LVTTL A25 " "Pin wrRegSel\[0\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wrRegSel[0] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wrStrobe 3.3-V LVTTL D25 " "Pin wrStrobe uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wrStrobe } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wrRegSel\[3\] 3.3-V LVTTL C25 " "Pin wrRegSel\[3\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wrRegSel[3] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wrRegSel\[1\] 3.3-V LVTTL F25 " "Pin wrRegSel\[1\] uses I/O standard 3.3-V LVTTL at F25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wrRegSel[1] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wrRegSel\[2\] 3.3-V LVTTL D22 " "Pin wrRegSel\[2\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wrRegSel[2] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[1\] 3.3-V LVTTL E28 " "Pin regDataIn\[1\] uses I/O standard 3.3-V LVTTL at E28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[1] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[2\] 3.3-V LVTTL G28 " "Pin regDataIn\[2\] uses I/O standard 3.3-V LVTTL at G28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[2] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[3\] 3.3-V LVTTL H26 " "Pin regDataIn\[3\] uses I/O standard 3.3-V LVTTL at H26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[3] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[4\] 3.3-V LVTTL D27 " "Pin regDataIn\[4\] uses I/O standard 3.3-V LVTTL at D27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[4] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[5\] 3.3-V LVTTL B25 " "Pin regDataIn\[5\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[5] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[6\] 3.3-V LVTTL C22 " "Pin regDataIn\[6\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[6] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[7\] 3.3-V LVTTL F27 " "Pin regDataIn\[7\] uses I/O standard 3.3-V LVTTL at F27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[7] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[8\] 3.3-V LVTTL M21 " "Pin regDataIn\[8\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[8] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[9\] 3.3-V LVTTL J26 " "Pin regDataIn\[9\] uses I/O standard 3.3-V LVTTL at J26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[9] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[10\] 3.3-V LVTTL H24 " "Pin regDataIn\[10\] uses I/O standard 3.3-V LVTTL at H24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[10] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[11\] 3.3-V LVTTL G15 " "Pin regDataIn\[11\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[11] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[12\] 3.3-V LVTTL C21 " "Pin regDataIn\[12\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[12] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[13\] 3.3-V LVTTL G25 " "Pin regDataIn\[13\] uses I/O standard 3.3-V LVTTL at G25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[13] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[14\] 3.3-V LVTTL A21 " "Pin regDataIn\[14\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[14] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[15\] 3.3-V LVTTL A22 " "Pin regDataIn\[15\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[15] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[16\] 3.3-V LVTTL C17 " "Pin regDataIn\[16\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[16] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[17\] 3.3-V LVTTL F17 " "Pin regDataIn\[17\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[17] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[18\] 3.3-V LVTTL D19 " "Pin regDataIn\[18\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[18] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[19\] 3.3-V LVTTL B21 " "Pin regDataIn\[19\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[19] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[20\] 3.3-V LVTTL G17 " "Pin regDataIn\[20\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[20] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[21\] 3.3-V LVTTL H23 " "Pin regDataIn\[21\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[21] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[22\] 3.3-V LVTTL G18 " "Pin regDataIn\[22\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[22] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[23\] 3.3-V LVTTL G27 " "Pin regDataIn\[23\] uses I/O standard 3.3-V LVTTL at G27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[23] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[24\] 3.3-V LVTTL D26 " "Pin regDataIn\[24\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[24] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[25\] 3.3-V LVTTL B18 " "Pin regDataIn\[25\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[25] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[26\] 3.3-V LVTTL A17 " "Pin regDataIn\[26\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[26] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[27\] 3.3-V LVTTL G16 " "Pin regDataIn\[27\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[27] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[28\] 3.3-V LVTTL D24 " "Pin regDataIn\[28\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[28] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[29\] 3.3-V LVTTL F15 " "Pin regDataIn\[29\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[29] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[30\] 3.3-V LVTTL E25 " "Pin regDataIn\[30\] uses I/O standard 3.3-V LVTTL at E25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[30] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "regDataIn\[31\] 3.3-V LVTTL A18 " "Pin regDataIn\[31\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { regDataIn[31] } } } { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557001138962 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1557001138962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/output_files/Element_Test_Bed.fit.smsg " "Generated suppressed messages file C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/output_files/Element_Test_Bed.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557001139102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557001139835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 16:18:59 2019 " "Processing ended: Sat May 04 16:18:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557001139835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557001139835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557001139835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557001139835 ""}
