ARM GAS  /tmp/ccwFzGUL.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_TIM.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_InitTick:
  24              	.LFB66:
  25              		.file 1 "Src/stm32f1xx_hal_timebase_TIM.c"
   1:Src/stm32f1xx_hal_timebase_TIM.c **** /**
   2:Src/stm32f1xx_hal_timebase_TIM.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_timebase_TIM.c ****   * @file    stm32f1xx_hal_timebase_TIM.c 
   4:Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief   HAL time base based on the hardware TIM.
   5:Src/stm32f1xx_hal_timebase_TIM.c ****   ******************************************************************************
   6:Src/stm32f1xx_hal_timebase_TIM.c ****   * This notice applies to any and all portions of this file
   7:Src/stm32f1xx_hal_timebase_TIM.c ****   * that are not between comment pairs USER CODE BEGIN and
   8:Src/stm32f1xx_hal_timebase_TIM.c ****   * USER CODE END. Other portions of this file, whether 
   9:Src/stm32f1xx_hal_timebase_TIM.c ****   * inserted by the user or by software development tools
  10:Src/stm32f1xx_hal_timebase_TIM.c ****   * are owned by their respective copyright owners.
  11:Src/stm32f1xx_hal_timebase_TIM.c ****   *
  12:Src/stm32f1xx_hal_timebase_TIM.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  13:Src/stm32f1xx_hal_timebase_TIM.c ****   * All rights reserved.
  14:Src/stm32f1xx_hal_timebase_TIM.c ****   *
  15:Src/stm32f1xx_hal_timebase_TIM.c ****   * Redistribution and use in source and binary forms, with or without 
  16:Src/stm32f1xx_hal_timebase_TIM.c ****   * modification, are permitted, provided that the following conditions are met:
  17:Src/stm32f1xx_hal_timebase_TIM.c ****   *
  18:Src/stm32f1xx_hal_timebase_TIM.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  19:Src/stm32f1xx_hal_timebase_TIM.c ****   *    this list of conditions and the following disclaimer.
  20:Src/stm32f1xx_hal_timebase_TIM.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f1xx_hal_timebase_TIM.c ****   *    this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f1xx_hal_timebase_TIM.c ****   *    and/or other materials provided with the distribution.
  23:Src/stm32f1xx_hal_timebase_TIM.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  24:Src/stm32f1xx_hal_timebase_TIM.c ****   *    contributors to this software may be used to endorse or promote products 
  25:Src/stm32f1xx_hal_timebase_TIM.c ****   *    derived from this software without specific written permission.
  26:Src/stm32f1xx_hal_timebase_TIM.c ****   * 4. This software, including modifications and/or derivative works of this 
  27:Src/stm32f1xx_hal_timebase_TIM.c ****   *    software, must execute solely and exclusively on microcontroller or
  28:Src/stm32f1xx_hal_timebase_TIM.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  29:Src/stm32f1xx_hal_timebase_TIM.c ****   * 5. Redistribution and use of this software other than as permitted under 
  30:Src/stm32f1xx_hal_timebase_TIM.c ****   *    this license is void and will automatically terminate your rights under 
  31:Src/stm32f1xx_hal_timebase_TIM.c ****   *    this license. 
  32:Src/stm32f1xx_hal_timebase_TIM.c ****   *
  33:Src/stm32f1xx_hal_timebase_TIM.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
ARM GAS  /tmp/ccwFzGUL.s 			page 2


  34:Src/stm32f1xx_hal_timebase_TIM.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  35:Src/stm32f1xx_hal_timebase_TIM.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  36:Src/stm32f1xx_hal_timebase_TIM.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  37:Src/stm32f1xx_hal_timebase_TIM.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  38:Src/stm32f1xx_hal_timebase_TIM.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  39:Src/stm32f1xx_hal_timebase_TIM.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  40:Src/stm32f1xx_hal_timebase_TIM.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  41:Src/stm32f1xx_hal_timebase_TIM.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  42:Src/stm32f1xx_hal_timebase_TIM.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  43:Src/stm32f1xx_hal_timebase_TIM.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  44:Src/stm32f1xx_hal_timebase_TIM.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  45:Src/stm32f1xx_hal_timebase_TIM.c ****   *
  46:Src/stm32f1xx_hal_timebase_TIM.c ****   ******************************************************************************
  47:Src/stm32f1xx_hal_timebase_TIM.c ****   */
  48:Src/stm32f1xx_hal_timebase_TIM.c **** 
  49:Src/stm32f1xx_hal_timebase_TIM.c **** /* Includes ------------------------------------------------------------------*/
  50:Src/stm32f1xx_hal_timebase_TIM.c **** #include "stm32f1xx_hal.h"
  51:Src/stm32f1xx_hal_timebase_TIM.c **** #include "stm32f1xx_hal_tim.h"
  52:Src/stm32f1xx_hal_timebase_TIM.c **** /** @addtogroup STM32F7xx_HAL_Examples
  53:Src/stm32f1xx_hal_timebase_TIM.c ****   * @{
  54:Src/stm32f1xx_hal_timebase_TIM.c ****   */
  55:Src/stm32f1xx_hal_timebase_TIM.c **** 
  56:Src/stm32f1xx_hal_timebase_TIM.c **** /** @addtogroup HAL_TimeBase
  57:Src/stm32f1xx_hal_timebase_TIM.c ****   * @{
  58:Src/stm32f1xx_hal_timebase_TIM.c ****   */ 
  59:Src/stm32f1xx_hal_timebase_TIM.c **** 
  60:Src/stm32f1xx_hal_timebase_TIM.c **** /* Private typedef -----------------------------------------------------------*/
  61:Src/stm32f1xx_hal_timebase_TIM.c **** /* Private define ------------------------------------------------------------*/
  62:Src/stm32f1xx_hal_timebase_TIM.c **** /* Private macro -------------------------------------------------------------*/
  63:Src/stm32f1xx_hal_timebase_TIM.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f1xx_hal_timebase_TIM.c **** TIM_HandleTypeDef        htim4; 
  65:Src/stm32f1xx_hal_timebase_TIM.c **** uint32_t                 uwIncrementState = 0;
  66:Src/stm32f1xx_hal_timebase_TIM.c **** /* Private function prototypes -----------------------------------------------*/
  67:Src/stm32f1xx_hal_timebase_TIM.c **** /* Private functions ---------------------------------------------------------*/
  68:Src/stm32f1xx_hal_timebase_TIM.c **** 
  69:Src/stm32f1xx_hal_timebase_TIM.c **** /**
  70:Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief  This function configures the TIM4 as a time base source. 
  71:Src/stm32f1xx_hal_timebase_TIM.c ****   *         The time source is configured  to have 1ms time base with a dedicated 
  72:Src/stm32f1xx_hal_timebase_TIM.c ****   *         Tick interrupt priority. 
  73:Src/stm32f1xx_hal_timebase_TIM.c ****   * @note   This function is called  automatically at the beginning of program after
  74:Src/stm32f1xx_hal_timebase_TIM.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  75:Src/stm32f1xx_hal_timebase_TIM.c ****   * @param  TickPriority: Tick interrupt priorty.
  76:Src/stm32f1xx_hal_timebase_TIM.c ****   * @retval HAL status
  77:Src/stm32f1xx_hal_timebase_TIM.c ****   */
  78:Src/stm32f1xx_hal_timebase_TIM.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  79:Src/stm32f1xx_hal_timebase_TIM.c **** {
  26              		.loc 1 79 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              	.LCFI1:
ARM GAS  /tmp/ccwFzGUL.s 			page 3


  37              		.cfi_def_cfa_offset 40
  38              	.LVL1:
  80:Src/stm32f1xx_hal_timebase_TIM.c ****   RCC_ClkInitTypeDef    clkconfig;
  81:Src/stm32f1xx_hal_timebase_TIM.c ****   uint32_t              uwTimclock = 0;
  82:Src/stm32f1xx_hal_timebase_TIM.c ****   uint32_t              uwPrescalerValue = 0;
  83:Src/stm32f1xx_hal_timebase_TIM.c ****   uint32_t              pFLatency;
  84:Src/stm32f1xx_hal_timebase_TIM.c ****   
  85:Src/stm32f1xx_hal_timebase_TIM.c ****   /*Configure the TIM4 IRQ priority */
  86:Src/stm32f1xx_hal_timebase_TIM.c ****   HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
  39              		.loc 1 86 0
  40 0004 0022     		movs	r2, #0
  41 0006 0146     		mov	r1, r0
  42 0008 1E20     		movs	r0, #30
  43              	.LVL2:
  44 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  45              	.LVL3:
  87:Src/stm32f1xx_hal_timebase_TIM.c ****   
  88:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Enable the TIM4 global Interrupt */
  89:Src/stm32f1xx_hal_timebase_TIM.c ****   HAL_NVIC_EnableIRQ(TIM4_IRQn); 
  46              		.loc 1 89 0
  47 000e 1E20     		movs	r0, #30
  48 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  49              	.LVL4:
  50              	.LBB2:
  90:Src/stm32f1xx_hal_timebase_TIM.c ****   
  91:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Enable TIM4 clock */
  92:Src/stm32f1xx_hal_timebase_TIM.c ****   __HAL_RCC_TIM4_CLK_ENABLE();
  51              		.loc 1 92 0
  52 0014 154B     		ldr	r3, .L6
  53 0016 DA69     		ldr	r2, [r3, #28]
  54 0018 42F00402 		orr	r2, r2, #4
  55 001c DA61     		str	r2, [r3, #28]
  56 001e DB69     		ldr	r3, [r3, #28]
  57 0020 03F00403 		and	r3, r3, #4
  58 0024 0193     		str	r3, [sp, #4]
  59 0026 019B     		ldr	r3, [sp, #4]
  60              	.LBE2:
  93:Src/stm32f1xx_hal_timebase_TIM.c ****   
  94:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Get clock configuration */
  95:Src/stm32f1xx_hal_timebase_TIM.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  61              		.loc 1 95 0
  62 0028 02A9     		add	r1, sp, #8
  63 002a 03A8     		add	r0, sp, #12
  64 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  65              	.LVL5:
  96:Src/stm32f1xx_hal_timebase_TIM.c ****   
  97:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Compute TIM4 clock */
  98:Src/stm32f1xx_hal_timebase_TIM.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  66              		.loc 1 98 0
  67 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  68              	.LVL6:
  69 0034 4300     		lsls	r3, r0, #1
  70              	.LVL7:
  99:Src/stm32f1xx_hal_timebase_TIM.c ****    
 100:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
 101:Src/stm32f1xx_hal_timebase_TIM.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  71              		.loc 1 101 0
ARM GAS  /tmp/ccwFzGUL.s 			page 4


  72 0036 0E48     		ldr	r0, .L6+4
  73 0038 A0FB0323 		umull	r2, r3, r0, r3
  74              	.LVL8:
  75 003c 9B0C     		lsrs	r3, r3, #18
  76 003e 013B     		subs	r3, r3, #1
  77              	.LVL9:
 102:Src/stm32f1xx_hal_timebase_TIM.c ****   
 103:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Initialize TIM4 */
 104:Src/stm32f1xx_hal_timebase_TIM.c ****   htim4.Instance = TIM4;
  78              		.loc 1 104 0
  79 0040 0C48     		ldr	r0, .L6+8
  80 0042 0D4A     		ldr	r2, .L6+12
  81 0044 0260     		str	r2, [r0]
 105:Src/stm32f1xx_hal_timebase_TIM.c ****   
 106:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Initialize TIMx peripheral as follow:
 107:Src/stm32f1xx_hal_timebase_TIM.c ****   + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
 108:Src/stm32f1xx_hal_timebase_TIM.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
 109:Src/stm32f1xx_hal_timebase_TIM.c ****   + ClockDivision = 0
 110:Src/stm32f1xx_hal_timebase_TIM.c ****   + Counter direction = Up
 111:Src/stm32f1xx_hal_timebase_TIM.c ****   */
 112:Src/stm32f1xx_hal_timebase_TIM.c ****   htim4.Init.Period = (1000000 / 1000) - 1;
  82              		.loc 1 112 0
  83 0046 40F2E732 		movw	r2, #999
  84 004a C260     		str	r2, [r0, #12]
 113:Src/stm32f1xx_hal_timebase_TIM.c ****   htim4.Init.Prescaler = uwPrescalerValue;
  85              		.loc 1 113 0
  86 004c 4360     		str	r3, [r0, #4]
 114:Src/stm32f1xx_hal_timebase_TIM.c ****   htim4.Init.ClockDivision = 0;
  87              		.loc 1 114 0
  88 004e 0023     		movs	r3, #0
  89              	.LVL10:
  90 0050 0361     		str	r3, [r0, #16]
 115:Src/stm32f1xx_hal_timebase_TIM.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  91              		.loc 1 115 0
  92 0052 8360     		str	r3, [r0, #8]
 116:Src/stm32f1xx_hal_timebase_TIM.c ****   if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
  93              		.loc 1 116 0
  94 0054 FFF7FEFF 		bl	HAL_TIM_Base_Init
  95              	.LVL11:
  96 0058 18B1     		cbz	r0, .L5
 117:Src/stm32f1xx_hal_timebase_TIM.c ****   {
 118:Src/stm32f1xx_hal_timebase_TIM.c ****     /* Start the TIM time Base generation in interrupt mode */
 119:Src/stm32f1xx_hal_timebase_TIM.c ****     return HAL_TIM_Base_Start_IT(&htim4);
 120:Src/stm32f1xx_hal_timebase_TIM.c ****   }
 121:Src/stm32f1xx_hal_timebase_TIM.c ****   
 122:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Return function status */
 123:Src/stm32f1xx_hal_timebase_TIM.c ****   return HAL_ERROR;
  97              		.loc 1 123 0
  98 005a 0120     		movs	r0, #1
  99              	.L2:
 124:Src/stm32f1xx_hal_timebase_TIM.c **** }
 100              		.loc 1 124 0
 101 005c 09B0     		add	sp, sp, #36
 102              	.LCFI2:
 103              		.cfi_remember_state
 104              		.cfi_def_cfa_offset 4
 105              		@ sp needed
ARM GAS  /tmp/ccwFzGUL.s 			page 5


 106 005e 5DF804FB 		ldr	pc, [sp], #4
 107              	.L5:
 108              	.LCFI3:
 109              		.cfi_restore_state
 119:Src/stm32f1xx_hal_timebase_TIM.c ****   }
 110              		.loc 1 119 0
 111 0062 0448     		ldr	r0, .L6+8
 112 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 113              	.LVL12:
 114 0068 F8E7     		b	.L2
 115              	.L7:
 116 006a 00BF     		.align	2
 117              	.L6:
 118 006c 00100240 		.word	1073876992
 119 0070 83DE1B43 		.word	1125899907
 120 0074 00000000 		.word	htim4
 121 0078 00080040 		.word	1073743872
 122              		.cfi_endproc
 123              	.LFE66:
 125              		.section	.text.HAL_SuspendTick,"ax",%progbits
 126              		.align	1
 127              		.global	HAL_SuspendTick
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu softvfp
 133              	HAL_SuspendTick:
 134              	.LFB67:
 125:Src/stm32f1xx_hal_timebase_TIM.c **** 
 126:Src/stm32f1xx_hal_timebase_TIM.c **** /**
 127:Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief  Suspend Tick increment.
 128:Src/stm32f1xx_hal_timebase_TIM.c ****   * @note   Disable the tick increment by disabling TIM4 update interrupt.
 129:Src/stm32f1xx_hal_timebase_TIM.c ****   * @param  None
 130:Src/stm32f1xx_hal_timebase_TIM.c ****   * @retval None
 131:Src/stm32f1xx_hal_timebase_TIM.c ****   */
 132:Src/stm32f1xx_hal_timebase_TIM.c **** void HAL_SuspendTick(void)
 133:Src/stm32f1xx_hal_timebase_TIM.c **** {
 135              		.loc 1 133 0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 134:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Disable TIM4 update Interrupt */
 135:Src/stm32f1xx_hal_timebase_TIM.c ****   __HAL_TIM_DISABLE_IT(&htim4, TIM_IT_UPDATE);                                                  
 140              		.loc 1 135 0
 141 0000 034B     		ldr	r3, .L9
 142 0002 1A68     		ldr	r2, [r3]
 143 0004 D368     		ldr	r3, [r2, #12]
 144 0006 23F00103 		bic	r3, r3, #1
 145 000a D360     		str	r3, [r2, #12]
 136:Src/stm32f1xx_hal_timebase_TIM.c **** }
 146              		.loc 1 136 0
 147 000c 7047     		bx	lr
 148              	.L10:
 149 000e 00BF     		.align	2
 150              	.L9:
 151 0010 00000000 		.word	htim4
ARM GAS  /tmp/ccwFzGUL.s 			page 6


 152              		.cfi_endproc
 153              	.LFE67:
 155              		.section	.text.HAL_ResumeTick,"ax",%progbits
 156              		.align	1
 157              		.global	HAL_ResumeTick
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu softvfp
 163              	HAL_ResumeTick:
 164              	.LFB68:
 137:Src/stm32f1xx_hal_timebase_TIM.c **** 
 138:Src/stm32f1xx_hal_timebase_TIM.c **** /**
 139:Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief  Resume Tick increment.
 140:Src/stm32f1xx_hal_timebase_TIM.c ****   * @note   Enable the tick increment by Enabling TIM4 update interrupt.
 141:Src/stm32f1xx_hal_timebase_TIM.c ****   * @param  None
 142:Src/stm32f1xx_hal_timebase_TIM.c ****   * @retval None
 143:Src/stm32f1xx_hal_timebase_TIM.c ****   */
 144:Src/stm32f1xx_hal_timebase_TIM.c **** void HAL_ResumeTick(void)
 145:Src/stm32f1xx_hal_timebase_TIM.c **** {
 165              		.loc 1 145 0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 146:Src/stm32f1xx_hal_timebase_TIM.c ****   /* Enable TIM4 Update interrupt */
 147:Src/stm32f1xx_hal_timebase_TIM.c ****   __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 170              		.loc 1 147 0
 171 0000 034B     		ldr	r3, .L12
 172 0002 1A68     		ldr	r2, [r3]
 173 0004 D368     		ldr	r3, [r2, #12]
 174 0006 43F00103 		orr	r3, r3, #1
 175 000a D360     		str	r3, [r2, #12]
 148:Src/stm32f1xx_hal_timebase_TIM.c **** }
 176              		.loc 1 148 0
 177 000c 7047     		bx	lr
 178              	.L13:
 179 000e 00BF     		.align	2
 180              	.L12:
 181 0010 00000000 		.word	htim4
 182              		.cfi_endproc
 183              	.LFE68:
 185              		.global	uwIncrementState
 186              		.comm	htim4,64,4
 187              		.section	.bss.uwIncrementState,"aw",%nobits
 188              		.align	2
 191              	uwIncrementState:
 192 0000 00000000 		.space	4
 193              		.text
 194              	.Letext0:
 195              		.file 2 "/usr/bin/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_default_types.h
 196              		.file 3 "/usr/bin/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 197              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 198              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 199              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 200              		.file 7 "/usr/bin/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 201              		.file 8 "/usr/bin/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.h"
ARM GAS  /tmp/ccwFzGUL.s 			page 7


 202              		.file 9 "/usr/bin/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/include/stddef.h"
 203              		.file 10 "/usr/bin/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.h"
 204              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 205              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 206              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 207              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 208              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccwFzGUL.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_TIM.c
     /tmp/ccwFzGUL.s:16     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccwFzGUL.s:23     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccwFzGUL.s:118    .text.HAL_InitTick:000000000000006c $d
                            *COM*:0000000000000040 htim4
     /tmp/ccwFzGUL.s:126    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccwFzGUL.s:133    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccwFzGUL.s:151    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccwFzGUL.s:156    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccwFzGUL.s:163    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccwFzGUL.s:181    .text.HAL_ResumeTick:0000000000000010 $d
     /tmp/ccwFzGUL.s:191    .bss.uwIncrementState:0000000000000000 uwIncrementState
     /tmp/ccwFzGUL.s:188    .bss.uwIncrementState:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
