// Seed: 3002973839
module module_0 (
    output wor id_0,
    input  tri id_1,
    input  tri id_2
);
  assign id_0 = id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3
    , id_10,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output wor id_8
);
  logic [7:0] id_11;
  and primCall (id_8, id_3, id_12, id_2, id_4, id_5, id_10, id_0, id_11, id_6, id_1);
  logic id_12 = id_2;
  assign id_8 = id_5;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_7
  );
  assign id_11[-1] = -1;
endmodule
