# C-DAC Final Project | Group - 6 | RISC-V

# ğŸ§© RISC-V Processor Design & Verification Project

This repository contains the **design, verification, and automation setup** for a RISC-V based processor subsystem, developed as part of an academic group project under the guidance of **Dr. Amit Chavan**, following **industry-style workflows**.

---

## ğŸ‘¨â€ğŸ« Project Guide
- **Mr. Amit Chavan**

---

## ğŸ‘¥ Team Members  
- Alen Sojan  
- Prithwin Prakash  
- Ritik Kalmegh
- Shikhar Mani Tripathi
- Sidharth V Menon  
---

## [ğŸ“‚ Repository Contents](#repository-layout)
- RTL design (SystemVerilog)
- Verification testcases and plans
- GitHub Issues and Project tracking
- CI-based automation
- Project documentation

---

## ğŸ”„ Workflow Summary
- All tasks are tracked via **GitHub Issues**
- Progress is monitored using **GitHub Projects**
- Communication and updates happen via **Discord**
- Verification and checks are automated where feasible

> For detailed workflow guidelines, labeling conventions, and repository structure, please refer to the `docs/` directory.
>
> - [Issue Creation Checklist](docs/workflow-guide/issue-checklist.md)
> - [Labeling Guide](docs/workflow-guide/labeling-guide.md)
> - [Naming Conventions](docs/workflow-guide/naming-convention.md)


---
---

## ğŸ“ Repository Layout

This repository follows a **strict, locked directory structure** to ensure:
- Clean separation of RTL and verification
- Scalable UVM-based verification
- Easy onboarding for new contributors
- CI/CD and automation friendliness
- Industry-aligned project organization

Any deviation from this structure is **not allowed** without maintainer approval.

---

### ğŸ“‚ Top-Level Structure

```plaintext
riscv-core/
â”œâ”€â”€ docs/
â”œâ”€â”€ rtl/
â”œâ”€â”€ tb/
â”œâ”€â”€ sim/
â”œâ”€â”€ scripts/
â””â”€â”€ .github/
```


---

### ğŸ“˜ docs/
Project documentation only.  
No source code allowed.

```plaintext
docs/
â”œâ”€â”€ architecture/
â”œâ”€â”€ verification/
â””â”€â”€ meeting_notes/
```


- `architecture/` â€“ Block diagrams, interfaces, pipeline description
- `verification/` â€“ Test plans, coverage strategy, regression flow
- `meeting_notes/` â€“ Guide discussions, decisions, action items

---

### ğŸ§  rtl/ (LOCKED)
Contains **only synthesizable RTL**.

```plaintext
rtl/
â”œâ”€â”€ common/
â”œâ”€â”€ alu/
â”œâ”€â”€ decoder/
â”œâ”€â”€ regfile/
â”œâ”€â”€ instr_mem/
â””â”€â”€ top/
```


Rules:
- One block per directory
- No testbench or tool files
- Shared definitions go only in `common/`
- Top-level integration lives in `top/`

---

### ğŸ§ª tb/ (LOCKED)
Contains **all verification code**, primarily UVM.

```plainttext
tb/
â”œâ”€â”€ common/
â”œâ”€â”€ alu/
â”œâ”€â”€ decoder/
â”œâ”€â”€ regfile/
â”œâ”€â”€ instr_mem/
â””â”€â”€ top/
```


Rules:
- Mirrors `rtl/` one-to-one
- Each block has its own environment
- Shared testbench utilities go in `common/`
- Full-core verification lives in `top/`

---

### âš™ï¸ sim/
Tool-specific simulation artifacts.

```plaintext
sim/
â”œâ”€â”€ verilator/
â”œâ”€â”€ questasim/
â””â”€â”€ vivado/
```


Rules:
- Simulator scripts only
- Can be freely modified
- Nothing here should be required for synthesis

---

### ğŸ”§ scripts/
Utility scripts for developers and CI.

```plaintext
scripts/
````


Examples:
- Simulation launchers
- Lint helpers
- Regression scripts

---

### ğŸ¤– ci/
Continuous Integration helpers.

```plaintext
ci/
```

Examples:
- Verilator CI configuration
- Linting rules
- Regression hooks

---

### ğŸ™ .github/
GitHub-specific automation.

```plaintext
.github/
â””â”€â”€ workflows/
```

Includes:
- CI pipelines
- Issue enforcement
- Discord notifications

---

## ğŸ”’ Lock Policy

The following directories are **strictly locked**:
- `rtl/`
- `tb/`

Only new **block subdirectories** may be added.
No ad-hoc restructuring is permitted.

Violations may result in PR rejection.

---

> ğŸ“Œ This project emphasizes **verification discipline, collaboration, and documentation**, not just RTL implementation.
>
> ğŸ“Œ Please adhere to all **guidelines** to ensure a smooth development process.
