// Seed: 3111132881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output tri id_2,
    inout tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7
);
  wire id_9, id_10, id_11, id_12;
  module_0(
      id_10, id_10, id_9, id_11
  );
endmodule
module module_2 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output supply1 id_4
    , id_8,
    output supply0 id_5,
    input wor id_6
);
  logic [7:0] id_9;
  module_0(
      id_8, id_8, id_8, id_8
  );
  uwire id_10 = 1'b0;
  always id_0 = id_10;
  id_11 :
  assert  property  (  @  (  id_6  or  id_10  -  1  ,  1  ==  1 'b0 *  1 'h0 or  negedge  id_2  or  posedge  1  )  id_9  [  1  ]  -  {  1 'b0 ,  1 'd0 }  )
  else;
endmodule
