#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Nov  9 17:23:17 2025
# Process ID         : 66081
# Current directory  : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/sequential_logics/registers
# Command line       : vivado -mode batch -source work_universal_shift_register_synth/universal_shift_register_synth.tcl
# Log file           : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/sequential_logics/registers/vivado.log
# Journal file       : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/sequential_logics/registers/vivado.jou
# Running On         : ucchash-pc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz
# CPU Frequency      : 3900.059 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 25056 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33646 MB
# Available Virtual  : 21868 MB
#-----------------------------------------------------------
source work_universal_shift_register_synth/universal_shift_register_synth.tcl
# synth_design -top universal_shift_register -part xc7a12tcpg238-3
Command: synth_design -top universal_shift_register -part xc7a12tcpg238-3
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-53] User Exception: No open project. Please create or open a project before executing this command.
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 17:23:21 2025...
