

================================================================
== Vivado HLS Report for 'append_payload_512_s'
================================================================
* Date:           Mon Mar  1 13:03:38 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.721|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_6_load = load i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1637]   --->   Operation 3 'load' 'state_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%firstPayload_load = load i1* @firstPayload, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1702]   --->   Operation 4 'load' 'firstPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%info_isAETH_load = load i1* @info_isAETH, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1677]   --->   Operation 5 'load' 'info_isAETH_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%info_hasPayload_load = load i1* @info_hasPayload, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669]   --->   Operation 6 'load' 'info_hasPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_16, align 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1704]   --->   Operation 7 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.72ns)   --->   "switch i3 %state_6_load, label %"append_payload<512>.exit" [
    i3 0, label %0
    i3 1, label %2
    i3 2, label %10
    i3 3, label %14
    i3 -4, label %18
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1637]   --->   Operation 8 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_rawPayFifo_V_data, i64* @tx_rawPayFifo_V_keep, i1* @tx_rawPayFifo_V_last, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1746]   --->   Operation 9 'nbreadreq' 'tmp_241' <Predicate = (state_6_load == 4)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp_241, label %19, label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1746]   --->   Operation 10 'br' <Predicate = (state_6_load == 4)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%empty_451 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rawPayFifo_V_data, i64* @tx_rawPayFifo_V_keep, i1* @tx_rawPayFifo_V_last) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1748]   --->   Operation 11 'read' 'empty_451' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V_69 = extractvalue { i512, i64, i1 } %empty_451, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1748]   --->   Operation 12 'extractvalue' 'tmp_data_V_69' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_keep_V_60 = extractvalue { i512, i64, i1 } %empty_451, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1748]   --->   Operation 13 'extractvalue' 'tmp_keep_V_60' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_last_V_48 = extractvalue { i512, i64, i1 } %empty_451, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1748]   --->   Operation 14 'extractvalue' 'tmp_last_V_48' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "store i3 0, i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1752]   --->   Operation 15 'store' <Predicate = (state_6_load == 4 & tmp_241 & tmp_last_V_48)> <Delay = 0.67>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_240 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_rethShift2payFifo_3, i64* @tx_rethShift2payFifo_5, i1* @tx_rethShift2payFifo_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1719]   --->   Operation 16 'nbreadreq' 'tmp_240' <Predicate = (state_6_load == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_240, label %15, label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1719]   --->   Operation 17 'br' <Predicate = (state_6_load == 3)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%empty_450 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethShift2payFifo_3, i64* @tx_rethShift2payFifo_5, i1* @tx_rethShift2payFifo_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1721]   --->   Operation 18 'read' 'empty_450' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_73 = extractvalue { i512, i64, i1 } %empty_450, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1721]   --->   Operation 19 'extractvalue' 'tmp_data_V_73' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_keep_V_59 = extractvalue { i512, i64, i1 } %empty_450, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1721]   --->   Operation 20 'extractvalue' 'tmp_keep_V_59' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_47 = extractvalue { i512, i64, i1 } %empty_450, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1721]   --->   Operation 21 'extractvalue' 'tmp_last_V_47' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "br i1 %firstPayload_load, label %16, label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1727]   --->   Operation 22 'br' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.65>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln647_30 = trunc i512 %p_Val2_s to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1729]   --->   Operation 23 'trunc' 'trunc_ln647_30' <Predicate = (state_6_load == 3 & tmp_240 & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_102 = call i512 @llvm.part.set.i512.i128(i512 %tmp_data_V_73, i128 %trunc_ln647_30, i32 0, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1729]   --->   Operation 24 'partset' 'p_Result_102' <Predicate = (state_6_load == 3 & tmp_240 & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "store i1 false, i1* @firstPayload, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1730]   --->   Operation 25 'store' <Predicate = (state_6_load == 3 & tmp_240 & firstPayload_load)> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "br label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1731]   --->   Operation 26 'br' <Predicate = (state_6_load == 3 & tmp_240 & firstPayload_load)> <Delay = 0.65>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "store i3 0, i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1741]   --->   Operation 27 'store' <Predicate = (state_6_load == 3 & tmp_240 & tmp_last_V_47)> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_aethShift2payFifo_3, i64* @tx_aethShift2payFifo_5, i1* @tx_aethShift2payFifo_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1694]   --->   Operation 28 'nbreadreq' 'tmp_239' <Predicate = (state_6_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_239, label %11, label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1694]   --->   Operation 29 'br' <Predicate = (state_6_load == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%empty_449 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_aethShift2payFifo_3, i64* @tx_aethShift2payFifo_5, i1* @tx_aethShift2payFifo_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1696]   --->   Operation 30 'read' 'empty_449' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_72 = extractvalue { i512, i64, i1 } %empty_449, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1696]   --->   Operation 31 'extractvalue' 'tmp_data_V_72' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_keep_V_58 = extractvalue { i512, i64, i1 } %empty_449, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1696]   --->   Operation 32 'extractvalue' 'tmp_keep_V_58' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V_46 = extractvalue { i512, i64, i1 } %empty_449, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1696]   --->   Operation 33 'extractvalue' 'tmp_last_V_46' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "br i1 %firstPayload_load, label %12, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1702]   --->   Operation 34 'br' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.65>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %p_Val2_s to i32" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1704]   --->   Operation 35 'trunc' 'trunc_ln647' <Predicate = (state_6_load == 2 & firstPayload_load & tmp_239)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_72, i32 %trunc_ln647, i32 0, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1704]   --->   Operation 36 'partset' 'p_Result_s' <Predicate = (state_6_load == 2 & firstPayload_load & tmp_239)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.65ns)   --->   "store i1 false, i1* @firstPayload, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1705]   --->   Operation 37 'store' <Predicate = (state_6_load == 2 & firstPayload_load & tmp_239)> <Delay = 0.65>
ST_1 : Operation 38 [1/1] (0.65ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1706]   --->   Operation 38 'br' <Predicate = (state_6_load == 2 & firstPayload_load & tmp_239)> <Delay = 0.65>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "store i3 0, i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1714]   --->   Operation 39 'store' <Predicate = (state_6_load == 2 & tmp_239 & tmp_last_V_46)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_238 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_exh2payFifo_V_dat, i64* @tx_exh2payFifo_V_kee, i1* @tx_exh2payFifo_V_las, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1656]   --->   Operation 40 'nbreadreq' 'tmp_238' <Predicate = (state_6_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_238, label %3, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1656]   --->   Operation 41 'br' <Predicate = (state_6_load == 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2payFifo_V_dat, i64* @tx_exh2payFifo_V_kee, i1* @tx_exh2payFifo_V_las) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1658]   --->   Operation 42 'read' 'empty' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1658]   --->   Operation 43 'extractvalue' 'tmp_data_V' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1658]   --->   Operation 44 'extractvalue' 'tmp_keep_V' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1658]   --->   Operation 45 'extractvalue' 'tmp_last_V' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "store i512 %tmp_data_V, i512* @prevWord_data_V_16, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1658]   --->   Operation 46 'store' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %5, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1663]   --->   Operation 47 'br' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %info_hasPayload_load, label %7, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669]   --->   Operation 48 'br' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "store i3 0, i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1671]   --->   Operation 49 'store' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V & !info_hasPayload_load)> <Delay = 0.67>
ST_1 : Operation 50 [1/1] (0.20ns)   --->   "%select_ln1677 = select i1 %info_isAETH_load, i3 2, i3 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1677]   --->   Operation 50 'select' 'select_ln1677' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V & info_hasPayload_load)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "store i3 %select_ln1677, i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1679]   --->   Operation 51 'store' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V & info_hasPayload_load)> <Delay = 0.67>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i3P(i3* @tx_packetInfoFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1640]   --->   Operation 52 'nbreadreq' 'tmp' <Predicate = (state_6_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1640]   --->   Operation 53 'br' <Predicate = (state_6_load == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.65ns)   --->   "store i1 true, i1* @firstPayload, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1642]   --->   Operation 54 'store' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.65>
ST_1 : Operation 55 [1/1] (1.83ns)   --->   "%tmp87 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643]   --->   Operation 55 'read' 'tmp87' <Predicate = (state_6_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i3 %tmp87 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643]   --->   Operation 56 'trunc' 'trunc_ln135' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i1 %trunc_ln135, i1* @info_isAETH, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643]   --->   Operation 57 'store' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp87, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643]   --->   Operation 58 'bitselect' 'tmp_242' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp87, i32 2)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643]   --->   Operation 59 'bitselect' 'tmp_243' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i1 %tmp_243, i1* @info_hasPayload, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643]   --->   Operation 60 'store' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.20ns)   --->   "%select_ln1645 = select i1 %tmp_242, i3 1, i3 -4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1645]   --->   Operation 61 'select' 'select_ln1645' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "store i3 %select_ln1645, i3* @state_6, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1647]   --->   Operation 62 'store' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_aethShift2payFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_aethShift2payFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_aethShift2payFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_exh2payFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_exh2payFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_exh2payFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_exh2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_exh2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_exh2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* @tx_packetInfoFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rawPayFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rawPayFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rawPayFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethShift2payFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethShift2payFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethShift2payFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625]   --->   Operation 79 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2shiftFifo_V_d, i64* @tx_exh2shiftFifo_V_k, i1* @tx_exh2shiftFifo_V_l, i512 %tmp_data_V_69, i64 %tmp_keep_V_60, i1 %tmp_last_V_48) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1749]   --->   Operation 80 'write' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_48, label %20, label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1750]   --->   Operation 81 'br' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1753]   --->   Operation 82 'br' <Predicate = (state_6_load == 4 & tmp_241 & tmp_last_V_48)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1754]   --->   Operation 83 'br' <Predicate = (state_6_load == 4 & tmp_241)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %"append_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1755]   --->   Operation 84 'br' <Predicate = (state_6_load == 4)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_V_71 = phi i512 [ %tmp_data_V_73, %15 ], [ %p_Result_102, %16 ]"   --->   Operation 85 'phi' 'tmp_data_V_71' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2shiftFifo_V_d, i64* @tx_exh2shiftFifo_V_k, i1* @tx_exh2shiftFifo_V_l, i512 %tmp_data_V_71, i64 %tmp_keep_V_59, i1 %tmp_last_V_47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1738]   --->   Operation 86 'write' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_47, label %17, label %._crit_edge9.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1739]   --->   Operation 87 'br' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1742]   --->   Operation 88 'br' <Predicate = (state_6_load == 3 & tmp_240 & tmp_last_V_47)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1743]   --->   Operation 89 'br' <Predicate = (state_6_load == 3 & tmp_240)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %"append_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1744]   --->   Operation 90 'br' <Predicate = (state_6_load == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_V_70 = phi i512 [ %tmp_data_V_72, %11 ], [ %p_Result_s, %12 ]"   --->   Operation 91 'phi' 'tmp_data_V_70' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2shiftFifo_V_d, i64* @tx_exh2shiftFifo_V_k, i1* @tx_exh2shiftFifo_V_l, i512 %tmp_data_V_70, i64 %tmp_keep_V_58, i1 %tmp_last_V_46) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1711]   --->   Operation 92 'write' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_46, label %13, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1712]   --->   Operation 93 'br' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1715]   --->   Operation 94 'br' <Predicate = (state_6_load == 2 & tmp_239 & tmp_last_V_46)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1716]   --->   Operation 95 'br' <Predicate = (state_6_load == 2 & tmp_239)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %"append_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1717]   --->   Operation 96 'br' <Predicate = (state_6_load == 2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2shiftFifo_V_d, i64* @tx_exh2shiftFifo_V_k, i1* @tx_exh2shiftFifo_V_l, i512 %tmp_data_V, i64 %tmp_keep_V, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1665]   --->   Operation 97 'write' <Predicate = (state_6_load == 1 & tmp_238 & !tmp_last_V)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1666]   --->   Operation 98 'br' <Predicate = (state_6_load == 1 & tmp_238 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2shiftFifo_V_d, i64* @tx_exh2shiftFifo_V_k, i1* @tx_exh2shiftFifo_V_l, i512 %tmp_data_V, i64 %tmp_keep_V, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1672]   --->   Operation 99 'write' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V & !info_hasPayload_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1673]   --->   Operation 100 'br' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V & !info_hasPayload_load)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 101 'br' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V & info_hasPayload_load)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 102 'br' <Predicate = (state_6_load == 1 & tmp_238 & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1691]   --->   Operation 103 'br' <Predicate = (state_6_load == 1 & tmp_238)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br label %"append_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1692]   --->   Operation 104 'br' <Predicate = (state_6_load == 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1653]   --->   Operation 105 'br' <Predicate = (state_6_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br label %"append_payload<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1654]   --->   Operation 106 'br' <Predicate = (state_6_load == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.72ns
The critical path consists of the following:
	fifo read on port 'tx_packetInfoFifo_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1643) [146]  (1.84 ns)
	'select' operation ('select_ln1645', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1645) [152]  (0.208 ns)
	'store' operation ('store_ln1647', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1647) of variable 'select_ln1645', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1645 on static variable 'state_6' [153]  (0.675 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write on port 'tx_exh2shiftFifo_V_d' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1749) [53]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
