// Seed: 1795329123
module module_0;
  wire id_1 = (id_1);
  assign module_3.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  parameter id_3 = 1;
endmodule
module module_2 (
    id_1
);
  output reg id_1;
  logic id_2;
  ;
  initial id_1 = 1;
  assign id_1 = id_2;
  assign id_2 = -1;
  module_0 modCall_1 ();
  struct packed {
    id_3  id_4;
    logic id_5;
  } id_6;
  ;
  assign id_2 = 1'b0;
  wire id_7;
  ;
endmodule
module module_3 (
    output tri1  id_0,
    input  uwire id_1,
    output logic id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  always id_2 = id_1;
  module_0 modCall_1 ();
endmodule
