HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:mss_top
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(36);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/36||mss_top_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/37||mss_top_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/38||mss_top_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(39);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/39||mss_top_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||mss_top.srr(45);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/45||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/47||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||mss_top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/50||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||mss_top.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/51||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||mss_top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/57||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/71||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/72||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||mss_top.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/75||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||mss_top.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/76||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||mss_top.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/81||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/85||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/86||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/87||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_1_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||mss_top.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/91||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/93||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||mss_top.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/96||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||mss_top.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/97||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||mss_top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/101||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/109||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/110||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||mss_top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/113||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||mss_top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/114||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||mss_top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/119||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/123||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/124||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/125||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||mss_top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/127||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||mss_top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/128||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||mss_top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/129||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||mss_top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/130||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||mss_top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/131||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||mss_top.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/132||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||mss_top.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/133||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||mss_top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/134||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||mss_top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/135||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||mss_top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/136||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||mss_top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/137||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||mss_top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/138||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||mss_top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/139||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||mss_top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/140||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||mss_top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/141||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||mss_top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/143||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||mss_top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/144||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||mss_top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/145||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||mss_top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/146||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||mss_top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/147||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||mss_top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/148||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||mss_top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/149||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||mss_top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/150||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Documents\copter\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||(null)||Please refer to the log file for details about 298 Warning(s)||mss_top.srr;liberoaction://open_report/file/mss_top.srr||(null);(null)
Implementation;Compile;RootName:mss_top
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||mss_top_compile_log.log;liberoaction://open_report/file/mss_top_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:mss_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||mss_top_layout_log.log;liberoaction://open_report/file/mss_top_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:mss_top
Implementation;Generate BitStream||(null)||Please refer to the log file for details||mss_top_generateBitstream.log;liberoaction://open_report/file/mss_top_generateBitstream.log||(null);(null)
