{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727964541031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727964541038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 19:39:00 2024 " "Processing started: Thu Oct 03 19:39:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727964541038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727964541038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system_BUS -c system_BUS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off system_BUS -c system_BUS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727964541038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727964541363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727964541363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master.sv(8) " "Verilog HDL Declaration information at master.sv(8): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "master.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/master.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.sv 1 1 " "Found 1 design units, including 1 entities, in source file master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_tb " "Found entity 1: master_tb" {  } { { "master_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/master_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "arbiter_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master2.sv 1 1 " "Found 1 design units, including 1 entities, in source file master2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master2 " "Found entity 1: master2" {  } { { "master2.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/master2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_1 " "Found entity 1: slave_1" {  } { { "slave_1.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/slave_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_tb " "Found entity 1: slave_tb" {  } { { "slave_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/slave_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_2 " "Found entity 1: slave_2" {  } { { "slave_2.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/slave_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_3_sp.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_3_sp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_3_sp " "Found entity 1: slave_3_sp" {  } { { "slave_3_sp.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/slave_3_sp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "read_MUX.sv(15) " "Verilog HDL warning at read_MUX.sv(15): extended using \"x\" or \"z\"" {  } { { "read_MUX.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/read_MUX.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1727964549320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "read_MUX.sv(21) " "Verilog HDL warning at read_MUX.sv(21): extended using \"x\" or \"z\"" {  } { { "read_MUX.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/read_MUX.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_MUX " "Found entity 1: read_MUX" {  } { { "read_MUX.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/read_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.sv 1 1 " "Found 1 design units, including 1 entities, in source file ready.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "ready.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/ready.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/decoder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727964549320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tb " "Elaborating entity \"top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727964549336 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Read data from master: top_tb.sv(100) " "Verilog HDL Display System Task info at top_tb.sv(100): Read data from master:" {  } { { "top_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top_tb.sv" 100 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727964549336 "|top_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top_tb.sv(102) " "Verilog HDL warning at top_tb.sv(102): ignoring unsupported system task" {  } { { "top_tb.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top_tb.sv" 102 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1727964549336 "|top_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:uut " "Elaborating entity \"top\" for hierarchy \"top:uut\"" {  } { { "top_tb.sv" "uut" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top_tb.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter top:uut\|arbiter:arb_inst " "Elaborating entity \"arbiter\" for hierarchy \"top:uut\|arbiter:arb_inst\"" {  } { { "top.sv" "arb_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 arbiter.sv(93) " "Verilog HDL assignment warning at arbiter.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "arbiter.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/arbiter.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727964549352 "|top|arbiter:arb_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master2 top:uut\|master2:m1_inst " "Elaborating entity \"master2\" for hierarchy \"top:uut\|master2:m1_inst\"" {  } { { "top.sv" "m1_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master2.sv(45) " "Verilog HDL assignment warning at master2.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "master2.sv" "" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/master2.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727964549352 "|top_tb|top:uut|master2:m1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_1 top:uut\|slave_1:slave1_inst " "Elaborating entity \"slave_1\" for hierarchy \"top:uut\|slave_1:slave1_inst\"" {  } { { "top.sv" "slave1_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_2 top:uut\|slave_2:slave2_inst " "Elaborating entity \"slave_2\" for hierarchy \"top:uut\|slave_2:slave2_inst\"" {  } { { "top.sv" "slave2_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_3_sp top:uut\|slave_3_sp:slave3_inst " "Elaborating entity \"slave_3_sp\" for hierarchy \"top:uut\|slave_3_sp:slave3_inst\"" {  } { { "top.sv" "slave3_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:uut\|decoder:dec_inst " "Elaborating entity \"decoder\" for hierarchy \"top:uut\|decoder:dec_inst\"" {  } { { "top.sv" "dec_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_MUX top:uut\|read_MUX:read_inst " "Elaborating entity \"read_MUX\" for hierarchy \"top:uut\|read_MUX:read_inst\"" {  } { { "top.sv" "read_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready top:uut\|ready:ready_mux_inst " "Elaborating entity \"ready\" for hierarchy \"top:uut\|ready:ready_mux_inst\"" {  } { { "top.sv" "ready_mux_inst" { Text "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727964549364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/output_files/system_BUS.map.smsg " "Generated suppressed messages file D:/accedemic/sem-7/EN4021 - Advanced Digital Systems/Thayaparan/System Bus/system_BUS_v2.0/output_files/system_BUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727964549439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727964549447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 19:39:09 2024 " "Processing ended: Thu Oct 03 19:39:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727964549447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727964549447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727964549447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727964549447 ""}
