
****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed May 23 23:49:53 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.441 ; gain = 1.434
INFO: [Common 17-206] Exiting Webtalk at Wed May 23 23:49:53 2018...
