Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 28 23:14:31 2024
| Host         : Cristians-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.184       -0.455                      4                 1930        0.090        0.000                      0                 1930        2.833        0.000                       0                   584  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clkDiv/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk10M_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clk150M_clk_wiz_0   {0.000 3.333}        6.667           150.000         
  clk50M_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkDiv/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk10M_clk_wiz_0         88.918        0.000                      0                  138        0.234        0.000                      0                  138       49.500        0.000                       0                    86  
  clk150M_clk_wiz_0         0.959        0.000                      0                  410        0.166        0.000                      0                  410        2.833        0.000                       0                   294  
  clk50M_clk_wiz_0         13.541        0.000                      0                  146        0.214        0.000                      0                  146        9.500        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 4.581        0.000                      0                  214        0.090        0.000                      0                  214        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk150M_clk_wiz_0  clk10M_clk_wiz_0         0.056        0.000                      0                   24        0.132        0.000                      0                   24  
sys_clk_pin        clk10M_clk_wiz_0         1.535        0.000                      0                  103        0.676        0.000                      0                  103  
clk10M_clk_wiz_0   clk150M_clk_wiz_0        0.551        0.000                      0                  980        0.096        0.000                      0                  980  
clk50M_clk_wiz_0   clk150M_clk_wiz_0       -0.184       -0.455                      4                  980        0.144        0.000                      0                  980  
clk150M_clk_wiz_0  clk50M_clk_wiz_0         0.444        0.000                      0                    8        0.247        0.000                      0                    8  
sys_clk_pin        clk50M_clk_wiz_0         1.952        0.000                      0                  146        0.658        0.000                      0                  146  
clk50M_clk_wiz_0   sys_clk_pin              4.066        0.000                      0                   13        0.273        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk150M_clk_wiz_0   
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkDiv/inst/clk_in1
  To Clock:  clkDiv/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDiv/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkDiv/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10M_clk_wiz_0
  To Clock:  clk10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       88.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.918ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 4.420ns (40.226%)  route 6.568ns (59.774%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.240 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.240    DIP/tempHold1__24_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.574 r  DIP/tempHold1__24_carry__1/O[1]
                         net (fo=2, routed)           0.956     9.530    DIP/tempHold1[12]
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     9.833 r  DIP/tempHold0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.833    DIP/tempHold0_carry__2_i_2_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.257 r  DIP/tempHold0_carry__2/O[1]
                         net (fo=1, routed)           1.514    11.771    DIP/C[13]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.303    12.074 r  DIP/tempHold0__41_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.074    DIP/tempHold0__41_carry__2_i_3_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.621 r  DIP/tempHold0__41_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.621    DIP/tempHold0[15]
    SLICE_X48Y55         FDRE                                         r  DIP/tempHold_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y55         FDRE                                         r  DIP/tempHold_reg[15]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[15]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                 88.918    

Slack (MET) :             89.041ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 4.297ns (39.550%)  route 6.568ns (60.450%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.240 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.240    DIP/tempHold1__24_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.574 r  DIP/tempHold1__24_carry__1/O[1]
                         net (fo=2, routed)           0.956     9.530    DIP/tempHold1[12]
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     9.833 r  DIP/tempHold0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.833    DIP/tempHold0_carry__2_i_2_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.257 r  DIP/tempHold0_carry__2/O[1]
                         net (fo=1, routed)           1.514    11.771    DIP/C[13]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.303    12.074 r  DIP/tempHold0__41_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.074    DIP/tempHold0__41_carry__2_i_3_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.498 r  DIP/tempHold0__41_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.498    DIP/tempHold0[14]
    SLICE_X48Y55         FDRE                                         r  DIP/tempHold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y55         FDRE                                         r  DIP/tempHold_reg[14]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[14]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                 89.041    

Slack (MET) :             89.218ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 4.120ns (38.549%)  route 6.568ns (61.451%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.240 r  DIP/tempHold1__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.240    DIP/tempHold1__24_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.574 r  DIP/tempHold1__24_carry__1/O[1]
                         net (fo=2, routed)           0.956     9.530    DIP/tempHold1[12]
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     9.833 r  DIP/tempHold0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.833    DIP/tempHold0_carry__2_i_2_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.257 r  DIP/tempHold0_carry__2/O[1]
                         net (fo=1, routed)           1.514    11.771    DIP/C[13]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.303    12.074 r  DIP/tempHold0__41_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.074    DIP/tempHold0__41_carry__2_i_3_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.321 r  DIP/tempHold0__41_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.321    DIP/tempHold0[13]
    SLICE_X48Y55         FDRE                                         r  DIP/tempHold_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y55         FDRE                                         r  DIP/tempHold_reg[13]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[13]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                 89.218    

Slack (MET) :             89.476ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 4.363ns (41.831%)  route 6.067ns (58.169%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758     8.270 r  DIP/tempHold1__24_carry__0/O[2]
                         net (fo=2, routed)           0.603     8.873    DIP/tempHold1[9]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.302     9.175 r  DIP/tempHold0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.175    DIP/tempHold0_carry__1_i_3_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.755 r  DIP/tempHold0_carry__1/O[2]
                         net (fo=1, routed)           1.366    11.121    DIP/C[10]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.302    11.423 r  DIP/tempHold0__41_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.423    DIP/tempHold0__41_carry__1_i_3_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.063 r  DIP/tempHold0__41_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.063    DIP/tempHold0[12]
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[12]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[12]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 89.476    

Slack (MET) :             89.536ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 4.303ns (41.494%)  route 6.067ns (58.506%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758     8.270 r  DIP/tempHold1__24_carry__0/O[2]
                         net (fo=2, routed)           0.603     8.873    DIP/tempHold1[9]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.302     9.175 r  DIP/tempHold0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.175    DIP/tempHold0_carry__1_i_3_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.755 r  DIP/tempHold0_carry__1/O[2]
                         net (fo=1, routed)           1.366    11.121    DIP/C[10]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.302    11.423 r  DIP/tempHold0__41_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.423    DIP/tempHold0__41_carry__1_i_3_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  DIP/tempHold0__41_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.003    DIP/tempHold0[11]
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[11]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[11]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                 89.536    

Slack (MET) :             89.823ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.082ns  (logic 3.844ns (38.126%)  route 6.238ns (61.874%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.609     8.121 r  DIP/tempHold1__24_carry__0/O[1]
                         net (fo=2, routed)           0.745     8.866    DIP/tempHold1[8]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.303     9.169 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.169    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.593 r  DIP/tempHold0_carry__1/O[1]
                         net (fo=1, routed)           1.396    10.989    DIP/C[9]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.303    11.292 r  DIP/tempHold0__41_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.292    DIP/tempHold0__41_carry__1_i_4_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.716 r  DIP/tempHold0__41_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.716    DIP/tempHold0[10]
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[10]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[10]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                 89.823    

Slack (MET) :             90.000ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.905ns  (logic 3.667ns (37.020%)  route 6.238ns (62.980%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.609     8.121 r  DIP/tempHold1__24_carry__0/O[1]
                         net (fo=2, routed)           0.745     8.866    DIP/tempHold1[8]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.303     9.169 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.169    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.593 r  DIP/tempHold0_carry__1/O[1]
                         net (fo=1, routed)           1.396    10.989    DIP/C[9]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.303    11.292 r  DIP/tempHold0__41_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.292    DIP/tempHold0__41_carry__1_i_4_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.539 r  DIP/tempHold0__41_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.539    DIP/tempHold0[9]
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[9]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[9]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                 90.000    

Slack (MET) :             90.394ns  (required time - arrival time)
  Source:                 DIP/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/tempHold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 3.487ns (36.658%)  route 6.025ns (63.342%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.631     1.633    DIP/clk10M
    SLICE_X15Y79         FDRE                                         r  DIP/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     2.052 r  DIP/B_reg[1]/Q
                         net (fo=7, routed)           2.509     4.562    DIP/B[1]
    SLICE_X48Y66         LUT2 (Prop_lut2_I1_O)        0.299     4.861 r  DIP/tempHold1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.861    DIP/tempHold1_carry_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.259 r  DIP/tempHold1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.259    DIP/tempHold1_carry_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.593 r  DIP/tempHold1_carry__0/O[1]
                         net (fo=3, routed)           0.967     6.560    DIP/tempHold1_carry__0_n_6
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.331     6.891 r  DIP/tempHold1__24_carry__0_i_4/O
                         net (fo=1, routed)           0.622     7.512    DIP/tempHold1__24_carry__0_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.609     8.121 r  DIP/tempHold1__24_carry__0/O[1]
                         net (fo=2, routed)           0.745     8.866    DIP/tempHold1[8]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.303     9.169 r  DIP/tempHold0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.169    DIP/tempHold0_carry__1_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.416 r  DIP/tempHold0_carry__1/O[0]
                         net (fo=1, routed)           1.183    10.599    DIP/C[8]
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.299    10.898 r  DIP/tempHold0__41_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.898    DIP/tempHold0__41_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.146 r  DIP/tempHold0__41_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.146    DIP/tempHold0[8]
    SLICE_X48Y53         FDRE                                         r  DIP/tempHold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y53         FDRE                                         r  DIP/tempHold_reg[8]/C
                         clock pessimism              0.079   101.592    
                         clock uncertainty           -0.115   101.477    
    SLICE_X48Y53         FDRE (Setup_fdre_C_D)        0.062   101.539    DIP/tempHold_reg[8]
  -------------------------------------------------------------------
                         required time                        101.539    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 90.394    

Slack (MET) :             93.622ns  (required time - arrival time)
  Source:                 DIP/j_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/G_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.133ns (19.472%)  route 4.686ns (80.528%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X38Y77         FDRE                                         r  DIP/j_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     2.140 f  DIP/j_reg[8]/Q
                         net (fo=5, routed)           0.906     3.046    DIP/j[8]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.170 f  DIP/init[0]_i_7/O
                         net (fo=1, routed)           0.607     3.777    DIP/init[0]_i_7_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.124     3.901 f  DIP/init[0]_i_4/O
                         net (fo=4, routed)           0.994     4.896    DIP/init[0]_i_4_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.124     5.020 f  DIP/G[7]_i_3/O
                         net (fo=3, routed)           0.450     5.470    DIP/G[7]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.594 r  DIP/G[7]_i_2/O
                         net (fo=1, routed)           0.564     6.158    DIP/G[7]_i_2_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119     6.277 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           1.164     7.441    DIP/G[7]_i_1_n_0
    SLICE_X15Y78         FDRE                                         r  DIP/G_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.509   101.512    DIP/clk10M
    SLICE_X15Y78         FDRE                                         r  DIP/G_reg[1]/C
                         clock pessimism              0.079   101.591    
                         clock uncertainty           -0.115   101.476    
    SLICE_X15Y78         FDRE (Setup_fdre_C_CE)      -0.413   101.063    DIP/G_reg[1]
  -------------------------------------------------------------------
                         required time                        101.063    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 93.622    

Slack (MET) :             93.797ns  (required time - arrival time)
  Source:                 DIP/j_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/j_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10M_clk_wiz_0 rise@100.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.138ns (20.523%)  route 4.407ns (79.477%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.620     1.622    DIP/clk10M
    SLICE_X38Y77         FDRE                                         r  DIP/j_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  DIP/j_reg[8]/Q
                         net (fo=5, routed)           0.906     3.046    DIP/j[8]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.170 r  DIP/init[0]_i_7/O
                         net (fo=1, routed)           0.607     3.777    DIP/init[0]_i_7_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.124     3.901 r  DIP/init[0]_i_4/O
                         net (fo=4, routed)           1.028     4.930    DIP/init[0]_i_4_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.054 r  DIP/init[0]_i_2/O
                         net (fo=4, routed)           0.450     5.504    DIP/init[0]_i_2_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.628 f  DIP/init[1]_i_2/O
                         net (fo=5, routed)           0.667     6.294    DIP/init[1]_i_2_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.418 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.749     7.167    DIP/j[19]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  DIP/j_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.504   101.507    DIP/clk10M
    SLICE_X38Y79         FDRE                                         r  DIP/j_reg[13]/C
                         clock pessimism              0.096   101.603    
                         clock uncertainty           -0.115   101.488    
    SLICE_X38Y79         FDRE (Setup_fdre_C_R)       -0.524   100.964    DIP/j_reg[13]
  -------------------------------------------------------------------
                         required time                        100.964    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                 93.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DIP/j_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.703%)  route 0.153ns (48.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X38Y77         FDRE                                         r  DIP/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  DIP/j_reg[7]/Q
                         net (fo=6, routed)           0.153     0.875    DIP/j[7]
    SLICE_X40Y77         FDRE                                         r  DIP/rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.825     0.827    DIP/clk10M
    SLICE_X40Y77         FDRE                                         r  DIP/rd_reg[7]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.070     0.641    DIP/rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DIP/j_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.693%)  route 0.147ns (47.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X38Y79         FDRE                                         r  DIP/j_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  DIP/j_reg[15]/Q
                         net (fo=5, routed)           0.147     0.870    DIP/j[15]
    SLICE_X39Y79         FDRE                                         r  DIP/rd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.827     0.829    DIP/clk10M
    SLICE_X39Y79         FDRE                                         r  DIP/rd_reg[15]/C
                         clock pessimism             -0.257     0.572    
    SLICE_X39Y79         FDRE (Hold_fdre_C_D)         0.059     0.631    DIP/rd_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 DIP/init_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/init_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.555     0.557    DIP/clk10M
    SLICE_X34Y75         FDRE                                         r  DIP/init_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  DIP/init_reg[0]/Q
                         net (fo=9, routed)           0.166     0.887    DIP/init_reg_n_0_[0]
    SLICE_X34Y76         LUT4 (Prop_lut4_I1_O)        0.045     0.932 r  DIP/init[1]_i_1/O
                         net (fo=1, routed)           0.000     0.932    DIP/init[1]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  DIP/init_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.824     0.826    DIP/clk10M
    SLICE_X34Y76         FDRE                                         r  DIP/init_reg[1]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.120     0.691    DIP/init_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 DIP/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/j_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  DIP/j_reg[0]/Q
                         net (fo=6, routed)           0.160     0.880    DIP/j[0]
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.925 r  DIP/j[0]_i_1/O
                         net (fo=1, routed)           0.000     0.925    DIP/j[0]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[0]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.121     0.677    DIP/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DIP/j_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.066%)  route 0.170ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X38Y79         FDRE                                         r  DIP/j_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  DIP/j_reg[16]/Q
                         net (fo=6, routed)           0.170     0.893    DIP/j[16]
    SLICE_X39Y79         FDRE                                         r  DIP/rd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.827     0.829    DIP/clk10M
    SLICE_X39Y79         FDRE                                         r  DIP/rd_reg[16]/C
                         clock pessimism             -0.257     0.572    
    SLICE_X39Y79         FDRE (Hold_fdre_C_D)         0.057     0.629    DIP/rd_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 DIP/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.555     0.557    DIP/clk10M
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  DIP/s_counter_reg[0]/Q
                         net (fo=29, routed)          0.179     0.877    DIP/s_counter_reg_n_0_[0]
    SLICE_X35Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.922 r  DIP/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.922    DIP/s_counter[0]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.091     0.648    DIP/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DIP/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.555     0.557    DIP/clk10M
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  DIP/s_counter_reg[0]/Q
                         net (fo=29, routed)          0.181     0.879    DIP/s_counter_reg_n_0_[0]
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.045     0.924 r  DIP/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.924    DIP/s_counter[1]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[1]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.092     0.649    DIP/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DIP/init_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/init_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.555     0.557    DIP/clk10M
    SLICE_X34Y75         FDRE                                         r  DIP/init_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  DIP/init_reg[0]/Q
                         net (fo=9, routed)           0.187     0.908    DIP/init_reg_n_0_[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.953 r  DIP/init[0]_i_1/O
                         net (fo=1, routed)           0.000     0.953    DIP/init[0]_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  DIP/init_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X34Y75         FDRE                                         r  DIP/init_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.120     0.677    DIP/init_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DIP/j_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/rd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.368%)  route 0.206ns (55.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X38Y79         FDRE                                         r  DIP/j_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  DIP/j_reg[13]/Q
                         net (fo=5, routed)           0.206     0.928    DIP/j[13]
    SLICE_X37Y79         FDRE                                         r  DIP/rd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.828     0.830    DIP/clk10M
    SLICE_X37Y79         FDRE                                         r  DIP/rd_reg[13]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.046     0.642    DIP/rd_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DIP/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIP/j_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X36Y76         FDRE                                         r  DIP/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/j_reg[1]/Q
                         net (fo=5, routed)           0.196     0.894    DIP/j[1]
    SLICE_X36Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.939 r  DIP/j[1]_i_1/O
                         net (fo=1, routed)           0.000     0.939    DIP/j[1]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  DIP/j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.824     0.826    DIP/clk10M
    SLICE_X36Y76         FDRE                                         r  DIP/j_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.091     0.649    DIP/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clkDiv/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y73     DIP/B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X15Y79     DIP/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y73     DIP/B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y75     DIP/B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y73     DIP/B_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y73     DIP/B_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y71     DIP/B_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y73     DIP/B_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y79     DIP/B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y79     DIP/B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y75     DIP/B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y75     DIP/B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y79     DIP/B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y79     DIP/B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y73     DIP/B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y75     DIP/B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y75     DIP/B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y73     DIP/B_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk150M_clk_wiz_0
  To Clock:  clk150M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.666ns (13.270%)  route 4.353ns (86.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 8.221 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          3.803     5.934    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.148     6.082 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_55/O
                         net (fo=1, routed)           0.550     6.632    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_28
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.552     8.221    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.228    
                         clock uncertainty           -0.073     8.156    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564     7.592    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.642ns (12.658%)  route 4.430ns (87.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.227 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          3.803     5.934    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.058 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.627     6.685    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X0Y18         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.558     8.227    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.234    
                         clock uncertainty           -0.073     8.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.802    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.642ns (12.713%)  route 4.408ns (87.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 8.216 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          3.699     5.831    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.124     5.955 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_51/O
                         net (fo=1, routed)           0.709     6.664    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_26
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.547     8.216    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.223    
                         clock uncertainty           -0.073     8.151    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.791    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_17_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.666ns (13.643%)  route 4.216ns (86.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 8.189 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.433     5.564    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.148     5.712 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_87/O
                         net (fo=9, routed)           0.783     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_44_alias
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_17_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.519     8.189    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_17_psbram_2/C
                         clock pessimism              0.007     8.196    
                         clock uncertainty           -0.073     8.123    
    SLICE_X28Y52         FDRE (Setup_fdre_C_CE)      -0.409     7.714    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.666ns (13.643%)  route 4.216ns (86.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 8.189 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.433     5.564    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.148     5.712 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_87/O
                         net (fo=9, routed)           0.783     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_44_alias
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.519     8.189    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_psbram_2/C
                         clock pessimism              0.007     8.196    
                         clock uncertainty           -0.073     8.123    
    SLICE_X28Y52         FDRE (Setup_fdre_C_CE)      -0.409     7.714    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.666ns (13.643%)  route 4.216ns (86.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 8.189 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.433     5.564    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.148     5.712 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_87/O
                         net (fo=9, routed)           0.783     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_44_alias
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.519     8.189    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_psbram_2/C
                         clock pessimism              0.007     8.196    
                         clock uncertainty           -0.073     8.123    
    SLICE_X28Y52         FDRE (Setup_fdre_C_CE)      -0.409     7.714    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.666ns (13.643%)  route 4.216ns (86.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 8.189 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          3.433     5.564    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.148     5.712 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_87/O
                         net (fo=9, routed)           0.783     6.495    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_44_alias
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.519     8.189    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17_psbram_2/C
                         clock pessimism              0.007     8.196    
                         clock uncertainty           -0.073     8.123    
    SLICE_X28Y52         FDRE (Setup_fdre_C_CE)      -0.409     7.714    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.666ns (14.140%)  route 4.044ns (85.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 8.210 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          3.699     5.831    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.148     5.979 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.345     6.323    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_32
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.541     8.210    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.217    
                         clock uncertainty           -0.073     8.145    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564     7.581    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.666ns (14.235%)  route 4.013ns (85.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 8.202 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          2.736     4.867    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.148     5.015 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_75/O
                         net (fo=1, routed)           1.277     6.292    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_38
    RAMB36_X1Y21         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.532     8.202    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001     8.201    
                         clock uncertainty           -0.073     8.128    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564     7.564    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.642ns (13.246%)  route 4.205ns (86.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 8.216 - 6.667 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.611     1.613    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     2.131 f  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          3.525     5.656    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.124     5.780 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_57/O
                         net (fo=1, routed)           0.680     6.460    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_29
    RAMB36_X0Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.547     8.216    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007     8.223    
                         clock uncertainty           -0.073     8.151    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.791    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.099     0.796    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X54Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.823     0.825    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y68         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.059     0.630    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.177     0.873    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.824     0.826    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.070     0.642    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.586%)  route 0.267ns (65.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=45, routed)          0.267     0.963    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X57Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.825     0.827    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.070     0.663    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.193%)  route 0.575ns (77.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=45, routed)          0.575     1.295    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.824     0.826    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.059     0.880    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.911%)  route 0.620ns (79.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          0.620     1.340    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.825     0.827    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.059     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.164ns (18.317%)  route 0.731ns (81.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          0.731     1.451    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.825     0.827    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.061     0.883    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.212ns (26.008%)  route 0.603ns (73.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=45, routed)          0.450     1.170    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X50Y82         LUT4 (Prop_lut4_I2_O)        0.048     1.218 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_45/O
                         net (fo=9, routed)           0.153     1.371    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23_alias
    SLICE_X50Y81         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.824     0.826    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y81         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram/C
                         clock pessimism             -0.005     0.821    
    SLICE_X50Y81         FDRE (Hold_fdre_C_CE)       -0.082     0.739    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_psbram
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.189ns (22.722%)  route 0.643ns (77.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=45, routed)          0.460     1.156    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.048     1.204 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=9, routed)           0.183     1.387    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_41_alias
    SLICE_X50Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.834     0.836    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_1/C
                         clock pessimism             -0.005     0.831    
    SLICE_X50Y52         FDRE (Hold_fdre_C_CE)       -0.082     0.749    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_1
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_17_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.189ns (22.722%)  route 0.643ns (77.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.554     0.556    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=45, routed)          0.460     1.156    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.048     1.204 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=9, routed)           0.183     1.387    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_41_alias
    SLICE_X50Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_17_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.834     0.836    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_17_psbram_1/C
                         clock pessimism             -0.005     0.831    
    SLICE_X50Y52         FDRE (Hold_fdre_C_CE)       -0.082     0.749    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_17_psbram_1
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.585ns (63.744%)  route 0.333ns (36.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.683     0.685    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     1.270 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.333     1.602    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_n_2
    SLICE_X13Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.845     0.847    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y52         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_2/C
                         clock pessimism             -0.005     0.842    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.066     0.908    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.695    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk150M_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y11     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y11     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y14     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y14     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y12     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y12     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y12     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y12     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X50Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X50Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X68Y81     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X68Y81     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y87     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y87     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y85     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y85     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X50Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X50Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X68Y81     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X68Y81     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y80     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y87     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y87     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y85     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y85     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_psbram_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50M_clk_wiz_0
  To Clock:  clk50M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.541ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.166ns (19.345%)  route 4.862ns (80.655%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.615     1.617    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  M2/i_reg[1]/Q
                         net (fo=3, routed)           1.129     3.265    M2/i[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  M2/i[17]_i_6/O
                         net (fo=1, routed)           0.638     4.027    M2/i[17]_i_6_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.151 f  M2/i[17]_i_4/O
                         net (fo=1, routed)           0.811     4.962    M2/i[17]_i_4_n_0
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.124     5.086 r  M2/i[17]_i_3/O
                         net (fo=2, routed)           0.425     5.511    M2/i_reg[17]_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  M2/data[7]_i_3/O
                         net (fo=20, routed)          1.025     6.660    M2/data[7]_i_3_n_0
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152     6.812 r  M2/Address[6]_i_1/O
                         net (fo=1, routed)           0.833     7.645    M2/Address[6]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  M2/Address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    21.505    M2/clk50M
    SLICE_X37Y77         FDRE                                         r  M2/Address_reg[6]/C
                         clock pessimism              0.079    21.584    
                         clock uncertainty           -0.087    21.497    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)       -0.311    21.186    M2/Address_reg[6]
  -------------------------------------------------------------------
                         required time                         21.186    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 13.541    

Slack (MET) :             13.724ns  (required time - arrival time)
  Source:                 M2/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.138ns (19.101%)  route 4.820ns (80.899%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 21.512 - 20.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.615     1.617    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  M2/i_reg[1]/Q
                         net (fo=3, routed)           1.129     3.265    M2/i[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  M2/i[17]_i_6/O
                         net (fo=1, routed)           0.638     4.027    M2/i[17]_i_6_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.151 f  M2/i[17]_i_4/O
                         net (fo=1, routed)           0.811     4.962    M2/i[17]_i_4_n_0
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.124     5.086 r  M2/i[17]_i_3/O
                         net (fo=2, routed)           0.425     5.511    M2/i_reg[17]_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.635 f  M2/data[7]_i_3/O
                         net (fo=20, routed)          0.667     6.302    M2/data[7]_i_3_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.426 r  M2/data[7]_i_1/O
                         net (fo=26, routed)          1.149     7.575    M2/data[7]_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.509    21.512    M2/clk50M
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.079    21.591    
                         clock uncertainty           -0.087    21.504    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205    21.299    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.299    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 13.724    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.580ns (9.718%)  route 5.388ns (90.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.661     7.592    M2/i[17]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[5]/C
                         clock pessimism              0.095    21.596    
                         clock uncertainty           -0.087    21.509    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.169    21.340    M2/i_reg[5]
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.580ns (9.718%)  route 5.388ns (90.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.661     7.592    M2/i[17]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[6]/C
                         clock pessimism              0.095    21.596    
                         clock uncertainty           -0.087    21.509    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.169    21.340    M2/i_reg[6]
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.580ns (9.718%)  route 5.388ns (90.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.661     7.592    M2/i[17]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[7]/C
                         clock pessimism              0.095    21.596    
                         clock uncertainty           -0.087    21.509    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.169    21.340    M2/i_reg[7]
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.580ns (9.718%)  route 5.388ns (90.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.661     7.592    M2/i[17]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[8]/C
                         clock pessimism              0.095    21.596    
                         clock uncertainty           -0.087    21.509    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.169    21.340    M2/i_reg[8]
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.580ns (9.732%)  route 5.380ns (90.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.653     7.583    M2/i[17]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.497    21.500    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[1]/C
                         clock pessimism              0.095    21.595    
                         clock uncertainty           -0.087    21.508    
    SLICE_X42Y76         FDRE (Setup_fdre_C_CE)      -0.169    21.339    M2/i_reg[1]
  -------------------------------------------------------------------
                         required time                         21.339    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.580ns (9.732%)  route 5.380ns (90.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.653     7.583    M2/i[17]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.497    21.500    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[2]/C
                         clock pessimism              0.095    21.595    
                         clock uncertainty           -0.087    21.508    
    SLICE_X42Y76         FDRE (Setup_fdre_C_CE)      -0.169    21.339    M2/i_reg[2]
  -------------------------------------------------------------------
                         required time                         21.339    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.580ns (9.732%)  route 5.380ns (90.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.653     7.583    M2/i[17]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.497    21.500    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[3]/C
                         clock pessimism              0.095    21.595    
                         clock uncertainty           -0.087    21.508    
    SLICE_X42Y76         FDRE (Setup_fdre_C_CE)      -0.169    21.339    M2/i_reg[3]
  -------------------------------------------------------------------
                         required time                         21.339    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50M_clk_wiz_0 rise@20.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.580ns (9.732%)  route 5.380ns (90.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.727     6.806    M2/dataSentWire2
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.930 r  M2/i[17]_i_1/O
                         net (fo=18, routed)          0.653     7.583    M2/i[17]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.497    21.500    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[4]/C
                         clock pessimism              0.095    21.595    
                         clock uncertainty           -0.087    21.508    
    SLICE_X42Y76         FDRE (Setup_fdre_C_CE)      -0.169    21.339    M2/i_reg[4]
  -------------------------------------------------------------------
                         required time                         21.339    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 13.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 M2/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X45Y76         FDRE                                         r  M2/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M2/k_reg[0]/Q
                         net (fo=4, routed)           0.132     0.829    M2/k_reg_n_0_[0]
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.874 r  M2/Address[0]_i_1/O
                         net (fo=1, routed)           0.000     0.874    M2/Address[0]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[0]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.091     0.660    M2/Address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 M2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.397%)  route 0.155ns (42.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M2/i_reg[2]/Q
                         net (fo=3, routed)           0.155     0.875    M2/i[2]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  M2/Address[2]_i_1/O
                         net (fo=1, routed)           0.000     0.920    M2/Address[2]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[2]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.092     0.661    M2/Address_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M2/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M2/i_reg[3]/Q
                         net (fo=3, routed)           0.127     0.846    M2/i[3]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.956 r  M2/i0_carry/O[2]
                         net (fo=1, routed)           0.000     0.956    M2/i0[3]
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[3]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.134     0.690    M2/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M2/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    M2/clk50M
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  M2/i_reg[15]/Q
                         net (fo=3, routed)           0.127     0.849    M2/i[15]
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.959 r  M2/i0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.959    M2/i0[15]
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    M2/clk50M
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[15]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.134     0.693    M2/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 M2/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X45Y76         FDRE                                         r  M2/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  M2/k_reg[0]/Q
                         net (fo=4, routed)           0.191     0.888    M2/k_reg_n_0_[0]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.933 r  M2/k[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    M2/k[0]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  M2/k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X45Y76         FDRE                                         r  M2/k_reg[0]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.091     0.647    M2/k_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 M2/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.299ns (68.575%)  route 0.137ns (31.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    M2/clk50M
    SLICE_X44Y77         FDRE                                         r  M2/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M2/i_reg[0]/Q
                         net (fo=4, routed)           0.137     0.836    M2/i[0]
    SLICE_X42Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.994 r  M2/i0_carry/O[0]
                         net (fo=1, routed)           0.000     0.994    M2/i0[1]
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[1]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.134     0.703    M2/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 M2/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.180%)  route 0.192ns (47.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    M2/clk50M
    SLICE_X42Y77         FDRE                                         r  M2/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  M2/i_reg[7]/Q
                         net (fo=3, routed)           0.192     0.913    M2/i[7]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.958 r  M2/Address[7]_i_1/O
                         net (fo=1, routed)           0.000     0.958    M2/Address[7]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[7]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.092     0.661    M2/Address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 M2/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/Address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.906%)  route 0.210ns (50.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    M2/clk50M
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  M2/i_reg[16]/Q
                         net (fo=3, routed)           0.210     0.932    M2/i[16]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  M2/Address[16]_i_1/O
                         net (fo=1, routed)           0.000     0.977    M2/Address[16]_i_1_n_0
    SLICE_X44Y79         FDRE                                         r  M2/Address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    M2/clk50M
    SLICE_X44Y79         FDRE                                         r  M2/Address_reg[16]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X44Y79         FDRE (Hold_fdre_C_D)         0.107     0.680    M2/Address_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M2/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  M2/i_reg[3]/Q
                         net (fo=3, routed)           0.127     0.846    M2/i[3]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.992 r  M2/i0_carry/O[3]
                         net (fo=1, routed)           0.000     0.992    M2/i0[4]
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X42Y76         FDRE                                         r  M2/i_reg[4]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.134     0.690    M2/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M2/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M2/i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    M2/clk50M
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  M2/i_reg[15]/Q
                         net (fo=3, routed)           0.127     0.849    M2/i[15]
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.995 r  M2/i0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.995    M2/i0[16]
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    M2/clk50M
    SLICE_X42Y79         FDRE                                         r  M2/i_reg[16]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.134     0.693    M2/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50M_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clkDiv/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y76     M2/Address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y79     M2/Address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y78     M2/Address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y78     M2/Address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y79     M2/Address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y79     M2/Address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y79     M2/Address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y79     M2/Address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y76     M2/Address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y76     M2/Address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y76     M2/Address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y76     M2/Address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y78     M2/Address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y79     M2/Address_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkDiv/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clkDiv/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkDiv/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 T1/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/txd_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.606ns (12.239%)  route 4.346ns (87.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.227    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  T1/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           1.068     6.751    M2/state_reg[0]
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.150     6.901 r  M2/txd_i_1/O
                         net (fo=1, routed)           3.278    10.178    T1/txd_reg_0
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.927    T1/clk
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y80         FDRE (Setup_fdre_C_CE)      -0.407    14.759    T1/txd_reg
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 D3/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.596ns (30.437%)  route 3.648ns (69.563%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.638     5.241    D3/clk
    SLICE_X10Y82         FDRE                                         r  D3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  D3/count_reg[15]/Q
                         net (fo=7, routed)           1.047     6.806    D3/count_reg[15]
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  D3/transmit_i_18/O
                         net (fo=1, routed)           0.797     7.727    D3/transmit_i_18_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.152     7.879 r  D3/transmit_i_11__1/O
                         net (fo=3, routed)           0.600     8.479    D3/transmit_i_11__1_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.352     8.831 r  D3/transmit_i_6__1/O
                         net (fo=2, routed)           0.800     9.631    D3/transmit_i_6__1_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.326     9.957 r  D3/transmit_i_3/O
                         net (fo=1, routed)           0.403    10.360    D3/transmit_i_3_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.484 r  D3/transmit_i_1__1/O
                         net (fo=1, routed)           0.000    10.484    D3/transmit_i_1__1_n_0
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.517    14.940    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
                         clock pessimism              0.275    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)        0.029    15.208    D3/transmit_reg
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 T1/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/full_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.580ns (11.429%)  route 4.495ns (88.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.227    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  T1/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           1.068     6.751    M2/state_reg[0]
    SLICE_X44Y80         LUT5 (Prop_lut5_I2_O)        0.124     6.875 r  M2/full_data[0]_i_1/O
                         net (fo=1, routed)           3.427    10.301    T1/full_data_reg[0]_1
    SLICE_X44Y81         FDRE                                         r  T1/full_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.928    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/full_data_reg[0]/C
                         clock pessimism              0.299    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)       -0.047    15.144    T1/full_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 R1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/bit_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.184ns (24.217%)  route 3.705ns (75.783%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.614     5.217    R1/clk
    SLICE_X47Y75         FDRE                                         r  R1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  R1/counter_reg[3]/Q
                         net (fo=3, routed)           0.882     6.555    R1/counter_reg_n_0_[3]
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.679 r  R1/full_data[3]_i_4/O
                         net (fo=1, routed)           0.590     7.269    R1/full_data[3]_i_4_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.393 r  R1/full_data[3]_i_2/O
                         net (fo=4, routed)           0.770     8.163    R1/full_data[3]_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.153     8.316 f  R1/bit_index[3]_i_3/O
                         net (fo=2, routed)           0.655     8.971    R1/bit_index[3]_i_3_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I0_O)        0.327     9.298 r  R1/bit_index[3]_i_1/O
                         net (fo=4, routed)           0.808    10.106    R1/bit_index
    SLICE_X48Y75         FDRE                                         r  R1/bit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.496    14.919    R1/clk
    SLICE_X48Y75         FDRE                                         r  R1/bit_index_reg[1]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.954    R1/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 R1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/bit_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.184ns (24.376%)  route 3.673ns (75.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.614     5.217    R1/clk
    SLICE_X47Y75         FDRE                                         r  R1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  R1/counter_reg[3]/Q
                         net (fo=3, routed)           0.882     6.555    R1/counter_reg_n_0_[3]
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.679 r  R1/full_data[3]_i_4/O
                         net (fo=1, routed)           0.590     7.269    R1/full_data[3]_i_4_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.393 r  R1/full_data[3]_i_2/O
                         net (fo=4, routed)           0.770     8.163    R1/full_data[3]_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.153     8.316 f  R1/bit_index[3]_i_3/O
                         net (fo=2, routed)           0.655     8.971    R1/bit_index[3]_i_3_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I0_O)        0.327     9.298 r  R1/bit_index[3]_i_1/O
                         net (fo=4, routed)           0.776    10.074    R1/bit_index
    SLICE_X48Y72         FDRE                                         r  R1/bit_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.499    14.922    R1/clk
    SLICE_X48Y72         FDRE                                         r  R1/bit_index_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.145    
    SLICE_X48Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.940    R1/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 R1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.609ns (13.370%)  route 3.946ns (86.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.616     5.219    R1/clk
    SLICE_X48Y73         FDRE                                         r  R1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  R1/done_reg/Q
                         net (fo=5, routed)           1.467     7.142    R1/done_reg_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.153     7.295 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.479     9.774    R1/RxD_data0
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.732    R1/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 R1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.609ns (13.370%)  route 3.946ns (86.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.616     5.219    R1/clk
    SLICE_X48Y73         FDRE                                         r  R1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  R1/done_reg/Q
                         net (fo=5, routed)           1.467     7.142    R1/done_reg_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.153     7.295 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.479     9.774    R1/RxD_data0
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[1]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.732    R1/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 R1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/full_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.076ns (22.154%)  route 3.781ns (77.846%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.614     5.217    R1/clk
    SLICE_X47Y75         FDRE                                         r  R1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  R1/counter_reg[3]/Q
                         net (fo=3, routed)           0.882     6.555    R1/counter_reg_n_0_[3]
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.679 r  R1/full_data[3]_i_4/O
                         net (fo=1, routed)           0.590     7.269    R1/full_data[3]_i_4_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.393 r  R1/full_data[3]_i_2/O
                         net (fo=4, routed)           0.770     8.163    R1/full_data[3]_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.124     8.287 f  R1/full_data[7]_i_4/O
                         net (fo=5, routed)           0.331     8.618    R1/full_data[7]_i_4_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.742 r  R1/full_data[4]_i_2/O
                         net (fo=2, routed)           0.640     9.382    R1/full_data[4]_i_2_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I1_O)        0.124     9.506 r  R1/full_data[0]_i_1/O
                         net (fo=1, routed)           0.568    10.074    R1/full_data[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  R1/full_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X48Y73         FDRE                                         r  R1/full_data_reg[0]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)       -0.062    15.082    R1/full_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 R1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.609ns (13.538%)  route 3.890ns (86.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.616     5.219    R1/clk
    SLICE_X48Y73         FDRE                                         r  R1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  R1/done_reg/Q
                         net (fo=5, routed)           1.467     7.142    R1/done_reg_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.153     7.295 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.423     9.717    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.732    R1/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 R1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.609ns (13.538%)  route 3.890ns (86.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.616     5.219    R1/clk
    SLICE_X48Y73         FDRE                                         r  R1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  R1/done_reg/Q
                         net (fo=5, routed)           1.467     7.142    R1/done_reg_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.153     7.295 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.423     9.717    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.732    R1/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 R1/RxD_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.001%)  route 0.257ns (57.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     1.473    R1/clk
    SLICE_X52Y77         FDRE                                         r  R1/RxD_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  R1/RxD_in_reg/Q
                         net (fo=16, routed)          0.257     1.871    R1/RxD_in
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  R1/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.916    R1/bit_index[2]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  R1/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.986    R1/clk
    SLICE_X49Y75         FDRE                                         r  R1/bit_index_reg[2]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091     1.826    R1/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 R1/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.472    R1/clk
    SLICE_X48Y74         FDRE                                         r  R1/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  R1/next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     1.731    R1/next_state[1]
    SLICE_X49Y74         FDRE                                         r  R1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.986    R1/clk
    SLICE_X49Y74         FDRE                                         r  R1/state_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.066     1.551    R1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 D1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.448%)  route 0.144ns (43.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.561     1.480    D1/clk
    SLICE_X47Y83         FDRE                                         r  D1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  D1/count_reg[15]/Q
                         net (fo=5, routed)           0.144     1.765    D1/count_reg[15]
    SLICE_X45Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  D1/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.810    D1/transmit_i_1_n_0
    SLICE_X45Y83         FDRE                                         r  D1/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.831     1.996    D1/clk
    SLICE_X45Y83         FDRE                                         r  D1/transmit_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.091     1.607    D1/transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 D2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.008%)  route 0.152ns (44.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.564     1.483    D2/clk
    SLICE_X43Y85         FDRE                                         r  D2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  D2/count_reg[12]/Q
                         net (fo=4, routed)           0.152     1.776    D2/count_reg[12]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  D2/transmit_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    D2/transmit_i_1__0_n_0
    SLICE_X42Y84         FDRE                                         r  D2/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.997    D2/clk
    SLICE_X42Y84         FDRE                                         r  D2/transmit_reg/C
                         clock pessimism             -0.499     1.497    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.120     1.617    D2/transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 R1/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.472    R1/clk
    SLICE_X48Y74         FDRE                                         r  R1/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  R1/next_state_reg[0]/Q
                         net (fo=1, routed)           0.148     1.761    R1/next_state[0]
    SLICE_X49Y74         FDRE                                         r  R1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.986    R1/clk
    SLICE_X49Y74         FDRE                                         r  R1/state_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.070     1.555    R1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 R1/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.414%)  route 0.127ns (40.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.472    R1/clk
    SLICE_X49Y74         FDRE                                         r  R1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  R1/state_reg[2]/Q
                         net (fo=11, routed)          0.127     1.740    R1/state_reg_n_0_[2]
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  R1/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    R1/p_0_in[1]
    SLICE_X48Y74         FDRE                                         r  R1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.986    R1/clk
    SLICE_X48Y74         FDRE                                         r  R1/next_state_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.092     1.577    R1/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 R1/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     1.473    R1/clk
    SLICE_X49Y73         FDRE                                         r  R1/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  R1/bit_index_reg[3]/Q
                         net (fo=14, routed)          0.131     1.745    R1/bit_index_reg_n_0_[3]
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  R1/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    R1/bit_index[0]_i_1_n_0
    SLICE_X48Y72         FDRE                                         r  R1/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.824     1.989    R1/clk
    SLICE_X48Y72         FDRE                                         r  R1/bit_index_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.091     1.579    R1/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 R1/full_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.114%)  route 0.179ns (55.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     1.473    R1/clk
    SLICE_X48Y73         FDRE                                         r  R1/full_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  R1/full_data_reg[7]/Q
                         net (fo=2, routed)           0.179     1.793    R1/full_data_reg_n_0_[7]
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.987    R1/clk
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[7]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.072     1.579    R1/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 R1/full_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/RxD_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.901%)  route 0.180ns (56.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.472    R1/clk
    SLICE_X47Y74         FDRE                                         r  R1/full_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  R1/full_data_reg[2]/Q
                         net (fo=2, routed)           0.180     1.794    R1/full_data_reg_n_0_[2]
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.987    R1/clk
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[2]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.066     1.573    R1/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 R1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.472    R1/clk
    SLICE_X49Y74         FDRE                                         r  R1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  R1/state_reg[1]/Q
                         net (fo=11, routed)          0.140     1.754    R1/state_reg_n_0_[1]
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.045     1.799 r  R1/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    R1/next_state[2]_i_1_n_0
    SLICE_X48Y74         FDRE                                         r  R1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.986    R1/clk
    SLICE_X48Y74         FDRE                                         r  R1/next_state_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.092     1.577    R1/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y82    D1/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y83    D1/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y80    D1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y82    D1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y82    D1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    D1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    D1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    D1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    D1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y82    D1/button_ff1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y82    D1/button_ff1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y83    D1/button_ff2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y83    D1/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    D1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    D1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y82    D1/button_ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y82    D1/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y83    D1/button_ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y83    D1/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    D1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    D1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    D1/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk150M_clk_wiz_0
  To Clock:  clk10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.901ns  (logic 1.790ns (30.336%)  route 4.111ns (69.664%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 95.008 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.673    95.008    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    95.890 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.980    97.870    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[237]
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    97.994 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    97.994    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11_n_0
    SLICE_X40Y84         MUXF7 (Prop_muxf7_I1_O)      0.245    98.240 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.239    99.478    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.298    99.776 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.776    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.241   100.017 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.891   100.909    DIP/D[5]
    SLICE_X46Y72         FDRE                                         r  DIP/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.496   101.499    DIP/clk10M
    SLICE_X46Y72         FDRE                                         r  DIP/R_reg[5]/C
                         clock pessimism             -0.101   101.398    
                         clock uncertainty           -0.235   101.163    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)       -0.198   100.965    DIP/R_reg[5]
  -------------------------------------------------------------------
                         required time                        100.965    
                         arrival time                        -100.909    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.742ns  (logic 1.790ns (31.174%)  route 3.952ns (68.826%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 95.008 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.673    95.008    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    95.890 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.980    97.870    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[237]
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    97.994 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    97.994    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11_n_0
    SLICE_X40Y84         MUXF7 (Prop_muxf7_I1_O)      0.245    98.240 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.239    99.478    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.298    99.776 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.776    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.241   100.017 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.733   100.750    DIP/D[5]
    SLICE_X47Y73         FDRE                                         r  DIP/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X47Y73         FDRE                                         r  DIP/B_reg[5]/C
                         clock pessimism             -0.101   101.397    
                         clock uncertainty           -0.235   101.162    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)       -0.221   100.941    DIP/B_reg[5]
  -------------------------------------------------------------------
                         required time                        100.941    
                         arrival time                        -100.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.607ns  (logic 1.758ns (31.356%)  route 3.849ns (68.644%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 95.022 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.687    95.022    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882    95.904 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.960    97.865    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[50]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    97.989 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    97.989    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_n_0
    SLICE_X40Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    98.234 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.093    99.326    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.298    99.624 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.624    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    99.833 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.795   100.629    DIP/D[2]
    SLICE_X49Y72         FDRE                                         r  DIP/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.496   101.499    DIP/clk10M
    SLICE_X49Y72         FDRE                                         r  DIP/R_reg[2]/C
                         clock pessimism             -0.101   101.398    
                         clock uncertainty           -0.235   101.163    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)       -0.216   100.947    DIP/R_reg[2]
  -------------------------------------------------------------------
                         required time                        100.947    
                         arrival time                        -100.629    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.458ns  (logic 1.758ns (32.212%)  route 3.700ns (67.788%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 95.022 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.687    95.022    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882    95.904 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.960    97.865    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[50]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    97.989 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    97.989    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_n_0
    SLICE_X40Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    98.234 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.093    99.326    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.298    99.624 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.624    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    99.833 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.646   100.480    DIP/D[2]
    SLICE_X47Y73         FDRE                                         r  DIP/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X47Y73         FDRE                                         r  DIP/B_reg[2]/C
                         clock pessimism             -0.101   101.397    
                         clock uncertainty           -0.235   101.162    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)       -0.234   100.928    DIP/B_reg[2]
  -------------------------------------------------------------------
                         required time                        100.928    
                         arrival time                        -100.480    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.501ns  (logic 1.303ns (23.686%)  route 4.198ns (76.314%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 94.950 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.614    94.950    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    95.406 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=88, routed)          1.846    97.252    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.124    97.376 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    97.376    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13_n_0
    SLICE_X62Y81         MUXF7 (Prop_muxf7_I1_O)      0.214    97.590 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.648    99.238    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.297    99.535 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.535    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    99.747 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.704   100.451    DIP/D[0]
    SLICE_X46Y72         FDRE                                         r  DIP/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.496   101.499    DIP/clk10M
    SLICE_X46Y72         FDRE                                         r  DIP/R_reg[0]/C
                         clock pessimism             -0.101   101.398    
                         clock uncertainty           -0.235   101.163    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)       -0.247   100.916    DIP/R_reg[0]
  -------------------------------------------------------------------
                         required time                        100.916    
                         arrival time                        -100.451    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.457ns  (logic 1.758ns (32.218%)  route 3.699ns (67.782%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 95.022 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.687    95.022    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882    95.904 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.960    97.865    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[50]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    97.989 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    97.989    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_n_0
    SLICE_X40Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    98.234 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.093    99.326    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.298    99.624 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.624    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    99.833 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.645   100.479    DIP/D[2]
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[2]/C
                         clock pessimism             -0.101   101.397    
                         clock uncertainty           -0.235   101.162    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.218   100.944    DIP/G_reg[2]
  -------------------------------------------------------------------
                         required time                        100.944    
                         arrival time                        -100.479    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.393ns  (logic 1.790ns (33.191%)  route 3.603ns (66.809%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 95.019 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.684    95.019    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    95.901 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.821    97.722    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[247]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124    97.846 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    97.846    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    98.091 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.162    99.253    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.298    99.551 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.551    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.241    99.792 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.620   100.412    DIP/D[7]
    SLICE_X41Y74         FDRE                                         r  DIP/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.498   101.501    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/R_reg[7]/C
                         clock pessimism             -0.101   101.400    
                         clock uncertainty           -0.235   101.165    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)       -0.236   100.929    DIP/R_reg[7]
  -------------------------------------------------------------------
                         required time                        100.929    
                         arrival time                        -100.412    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.384ns  (logic 1.790ns (33.249%)  route 3.594ns (66.751%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 95.019 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.684    95.019    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    95.901 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.821    97.722    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[247]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124    97.846 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    97.846    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    98.091 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.162    99.253    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.298    99.551 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.551    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.241    99.792 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.611   100.403    DIP/D[7]
    SLICE_X44Y73         FDRE                                         r  DIP/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.497   101.500    DIP/clk10M
    SLICE_X44Y73         FDRE                                         r  DIP/G_reg[7]/C
                         clock pessimism             -0.101   101.399    
                         clock uncertainty           -0.235   101.164    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)       -0.243   100.921    DIP/G_reg[7]
  -------------------------------------------------------------------
                         required time                        100.921    
                         arrival time                        -100.403    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.472ns  (logic 1.334ns (24.377%)  route 4.138ns (75.623%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 94.950 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.614    94.950    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    95.406 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=88, routed)          1.873    97.279    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    97.403 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    97.403    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13_n_0
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    97.620 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.647    99.268    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.299    99.567 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.567    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    99.805 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.618   100.422    DIP/D[3]
    SLICE_X43Y75         FDRE                                         r  DIP/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X43Y75         FDRE                                         r  DIP/B_reg[3]/C
                         clock pessimism             -0.101   101.397    
                         clock uncertainty           -0.235   101.162    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.214   100.948    DIP/B_reg[3]
  -------------------------------------------------------------------
                         required time                        100.948    
                         arrival time                        -100.422    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk10M_clk_wiz_0 rise@100.000ns - clk150M_clk_wiz_0 rise@93.333ns)
  Data Path Delay:        5.466ns  (logic 1.334ns (24.406%)  route 4.132ns (75.594%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 94.950 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     93.333    93.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    95.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    91.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    93.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.614    94.950    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    95.406 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=88, routed)          1.873    97.279    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    97.403 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    97.403    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13_n_0
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    97.620 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.647    99.268    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.299    99.567 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    99.567    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    99.805 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.611   100.416    DIP/D[3]
    SLICE_X40Y74         FDRE                                         r  DIP/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.498   101.501    DIP/clk10M
    SLICE_X40Y74         FDRE                                         r  DIP/G_reg[3]/C
                         clock pessimism             -0.101   101.400    
                         clock uncertainty           -0.235   101.165    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)       -0.221   100.944    DIP/G_reg[3]
  -------------------------------------------------------------------
                         required time                        100.944    
                         arrival time                        -100.416    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.237ns (29.003%)  route 0.580ns (70.997%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.580     1.279    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X46Y73         MUXF7 (Prop_muxf7_S_O)       0.096     1.375 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.000     1.375    DIP/D[5]
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[5]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.235     1.112    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.130     1.242    DIP/G_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.234ns (27.022%)  route 0.632ns (72.978%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.406     1.104    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X43Y74         MUXF7 (Prop_muxf7_S_O)       0.093     1.197 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.226     1.424    DIP/D[3]
    SLICE_X41Y74         FDRE                                         r  DIP/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/R_reg[3]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.015     1.129    DIP/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.259ns (29.921%)  route 0.607ns (70.079%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.358     1.057    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.102 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.073     1.175 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.249     1.424    DIP/D[7]
    SLICE_X43Y73         FDRE                                         r  DIP/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.821     0.823    DIP/clk10M
    SLICE_X43Y73         FDRE                                         r  DIP/B_reg[7]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.235     1.113    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.007     1.120    DIP/B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.259ns (29.765%)  route 0.611ns (70.235%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.358     1.057    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.102 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.073     1.175 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.253     1.429    DIP/D[7]
    SLICE_X41Y74         FDRE                                         r  DIP/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.822     0.824    DIP/clk10M
    SLICE_X41Y74         FDRE                                         r  DIP/R_reg[7]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.008     1.122    DIP/R_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.237ns (26.696%)  route 0.651ns (73.304%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.501     1.199    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X42Y70         MUXF7 (Prop_muxf7_S_O)       0.096     1.295 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=4, routed)           0.150     1.445    DIP/D[6]
    SLICE_X44Y69         FDRE                                         r  DIP/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.826     0.828    DIP/clk10M
    SLICE_X44Y69         FDRE                                         r  DIP/R_reg[6]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.235     1.118    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.013     1.131    DIP/R_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.259ns (29.675%)  route 0.614ns (70.325%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.358     1.057    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.102 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.073     1.175 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.256     1.431    DIP/D[7]
    SLICE_X44Y73         FDRE                                         r  DIP/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.821     0.823    DIP/clk10M
    SLICE_X44Y73         FDRE                                         r  DIP/G_reg[7]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.235     1.113    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)        -0.008     1.105    DIP/G_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.237ns (26.282%)  route 0.665ns (73.718%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.501     1.199    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X42Y70         MUXF7 (Prop_muxf7_S_O)       0.096     1.295 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=4, routed)           0.164     1.459    DIP/D[6]
    SLICE_X41Y71         FDRE                                         r  DIP/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.826     0.828    DIP/clk10M
    SLICE_X41Y71         FDRE                                         r  DIP/B_reg[6]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.235     1.118    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.007     1.125    DIP/B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.259ns (24.840%)  route 0.784ns (75.160%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.784     1.483    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X14Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.528 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.528    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y79         MUXF7 (Prop_muxf7_I0_O)      0.073     1.601 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.000     1.601    DIP/D[1]
    SLICE_X14Y79         FDRE                                         r  DIP/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.833     0.835    DIP/clk10M
    SLICE_X14Y79         FDRE                                         r  DIP/R_reg[1]/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.235     1.125    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.130     1.255    DIP/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.234ns (25.482%)  route 0.684ns (74.518%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.406     1.104    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X43Y74         MUXF7 (Prop_muxf7_S_O)       0.093     1.197 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.279     1.476    DIP/D[3]
    SLICE_X43Y75         FDRE                                         r  DIP/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.820     0.822    DIP/clk10M
    SLICE_X43Y75         FDRE                                         r  DIP/B_reg[3]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.235     1.112    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.015     1.127    DIP/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DIP/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.248ns (27.094%)  route 0.667ns (72.906%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.506     1.206    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.251 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.251    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.313 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.161     1.474    DIP/D[0]
    SLICE_X44Y72         FDRE                                         r  DIP/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X44Y72         FDRE                                         r  DIP/G_reg[0]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.235     1.115    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.007     1.122    DIP/G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.105ns  (logic 0.823ns (20.048%)  route 3.282ns (79.952%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.104    96.799    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    96.923 f  DIP/G[7]_i_3/O
                         net (fo=3, routed)           0.450    97.373    DIP/G[7]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.124    97.497 r  DIP/G[7]_i_2/O
                         net (fo=1, routed)           0.564    98.061    DIP/G[7]_i_2_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119    98.180 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           1.164    99.344    DIP/G[7]_i_1_n_0
    SLICE_X15Y78         FDRE                                         r  DIP/G_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.509   101.512    DIP/clk10M
    SLICE_X15Y78         FDRE                                         r  DIP/G_reg[1]/C
                         clock pessimism              0.000   101.512    
                         clock uncertainty           -0.221   101.292    
    SLICE_X15Y78         FDRE (Setup_fdre_C_CE)      -0.413   100.879    DIP/G_reg[1]
  -------------------------------------------------------------------
                         required time                        100.879    
                         arrival time                         -99.344    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/tempHold_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.094ns  (logic 0.704ns (17.197%)  route 3.390ns (82.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.115    96.810    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    96.934 f  DIP/s_counter[0]_i_2/O
                         net (fo=27, routed)          0.946    97.879    DIP/s_counter[0]_i_2_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.124    98.003 r  DIP/tempHold[15]_i_1/O
                         net (fo=8, routed)           1.329    99.332    DIP/CEP
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[10]/C
                         clock pessimism              0.000   101.513    
                         clock uncertainty           -0.221   101.293    
    SLICE_X48Y54         FDRE (Setup_fdre_C_CE)      -0.205   101.088    DIP/tempHold_reg[10]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                         -99.333    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/tempHold_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.094ns  (logic 0.704ns (17.197%)  route 3.390ns (82.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.115    96.810    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    96.934 f  DIP/s_counter[0]_i_2/O
                         net (fo=27, routed)          0.946    97.879    DIP/s_counter[0]_i_2_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.124    98.003 r  DIP/tempHold[15]_i_1/O
                         net (fo=8, routed)           1.329    99.332    DIP/CEP
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[11]/C
                         clock pessimism              0.000   101.513    
                         clock uncertainty           -0.221   101.293    
    SLICE_X48Y54         FDRE (Setup_fdre_C_CE)      -0.205   101.088    DIP/tempHold_reg[11]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                         -99.333    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/tempHold_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.094ns  (logic 0.704ns (17.197%)  route 3.390ns (82.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.115    96.810    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    96.934 f  DIP/s_counter[0]_i_2/O
                         net (fo=27, routed)          0.946    97.879    DIP/s_counter[0]_i_2_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.124    98.003 r  DIP/tempHold[15]_i_1/O
                         net (fo=8, routed)           1.329    99.332    DIP/CEP
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[12]/C
                         clock pessimism              0.000   101.513    
                         clock uncertainty           -0.221   101.293    
    SLICE_X48Y54         FDRE (Setup_fdre_C_CE)      -0.205   101.088    DIP/tempHold_reg[12]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                         -99.333    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/tempHold_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.094ns  (logic 0.704ns (17.197%)  route 3.390ns (82.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.115    96.810    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    96.934 f  DIP/s_counter[0]_i_2/O
                         net (fo=27, routed)          0.946    97.879    DIP/s_counter[0]_i_2_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.124    98.003 r  DIP/tempHold[15]_i_1/O
                         net (fo=8, routed)           1.329    99.332    DIP/CEP
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y54         FDRE                                         r  DIP/tempHold_reg[9]/C
                         clock pessimism              0.000   101.513    
                         clock uncertainty           -0.221   101.293    
    SLICE_X48Y54         FDRE (Setup_fdre_C_CE)      -0.205   101.088    DIP/tempHold_reg[9]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                         -99.333    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/tempHold_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.087ns  (logic 0.704ns (17.226%)  route 3.383ns (82.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.115    96.810    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    96.934 f  DIP/s_counter[0]_i_2/O
                         net (fo=27, routed)          0.946    97.879    DIP/s_counter[0]_i_2_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.124    98.003 r  DIP/tempHold[15]_i_1/O
                         net (fo=8, routed)           1.322    99.325    DIP/CEP
    SLICE_X48Y53         FDRE                                         r  DIP/tempHold_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.510   101.513    DIP/clk10M
    SLICE_X48Y53         FDRE                                         r  DIP/tempHold_reg[8]/C
                         clock pessimism              0.000   101.513    
                         clock uncertainty           -0.221   101.293    
    SLICE_X48Y53         FDRE (Setup_fdre_C_CE)      -0.205   101.088    DIP/tempHold_reg[8]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                         -99.325    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.801ns  (logic 0.823ns (21.652%)  route 2.978ns (78.348%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.104    96.799    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    96.923 f  DIP/G[7]_i_3/O
                         net (fo=3, routed)           0.450    97.373    DIP/G[7]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.124    97.497 r  DIP/G[7]_i_2/O
                         net (fo=1, routed)           0.564    98.061    DIP/G[7]_i_2_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119    98.180 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.860    99.040    DIP/G[7]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  DIP/G_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.501   101.504    DIP/clk10M
    SLICE_X41Y72         FDRE                                         r  DIP/G_reg[6]/C
                         clock pessimism              0.000   101.504    
                         clock uncertainty           -0.221   101.284    
    SLICE_X41Y72         FDRE (Setup_fdre_C_CE)      -0.413   100.871    DIP/G_reg[6]
  -------------------------------------------------------------------
                         required time                        100.871    
                         arrival time                         -99.040    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.830ns  (logic 0.823ns (21.489%)  route 3.007ns (78.511%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.104    96.799    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    96.923 f  DIP/G[7]_i_3/O
                         net (fo=3, routed)           0.450    97.373    DIP/G[7]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.124    97.497 r  DIP/G[7]_i_2/O
                         net (fo=1, routed)           0.564    98.061    DIP/G[7]_i_2_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119    98.180 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.888    99.069    DIP/G[7]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[2]/C
                         clock pessimism              0.000   101.498    
                         clock uncertainty           -0.221   101.278    
    SLICE_X46Y73         FDRE (Setup_fdre_C_CE)      -0.377   100.901    DIP/G_reg[2]
  -------------------------------------------------------------------
                         required time                        100.901    
                         arrival time                         -99.069    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.830ns  (logic 0.823ns (21.489%)  route 3.007ns (78.511%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.104    96.799    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    96.923 f  DIP/G[7]_i_3/O
                         net (fo=3, routed)           0.450    97.373    DIP/G[7]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.124    97.497 r  DIP/G[7]_i_2/O
                         net (fo=1, routed)           0.564    98.061    DIP/G[7]_i_2_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119    98.180 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.888    99.069    DIP/G[7]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.495   101.498    DIP/clk10M
    SLICE_X46Y73         FDRE                                         r  DIP/G_reg[5]/C
                         clock pessimism              0.000   101.498    
                         clock uncertainty           -0.221   101.278    
    SLICE_X46Y73         FDRE (Setup_fdre_C_CE)      -0.377   100.901    DIP/G_reg[5]
  -------------------------------------------------------------------
                         required time                        100.901    
                         arrival time                         -99.069    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/G_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10M_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.764ns  (logic 0.823ns (21.864%)  route 2.941ns (78.136%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 95.239 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636    95.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456    95.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           1.104    96.799    DIP/led_OBUF[2]
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    96.923 f  DIP/G[7]_i_3/O
                         net (fo=3, routed)           0.450    97.373    DIP/G[7]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.124    97.497 r  DIP/G[7]_i_2/O
                         net (fo=1, routed)           0.564    98.061    DIP/G[7]_i_2_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119    98.180 r  DIP/G[7]_i_1/O
                         net (fo=8, routed)           0.823    99.003    DIP/G[7]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  DIP/G_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683   101.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    97.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    99.912    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.498   101.501    DIP/clk10M
    SLICE_X44Y72         FDRE                                         r  DIP/G_reg[0]/C
                         clock pessimism              0.000   101.501    
                         clock uncertainty           -0.221   101.281    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.413   100.868    DIP/G_reg[0]
  -------------------------------------------------------------------
                         required time                        100.868    
                         arrival time                         -99.003    
  -------------------------------------------------------------------
                         slack                                  1.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.661%)  route 0.181ns (49.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=14, routed)          0.181     1.798    DIP/state[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  DIP/stop_i_1/O
                         net (fo=1, routed)           0.000     1.843    DIP/stop_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  DIP/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.824     0.826    DIP/clk10M
    SLICE_X34Y76         FDRE                                         r  DIP/stop_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.221     1.046    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.121     1.167    DIP/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.197%)  route 0.170ns (47.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=14, routed)          0.170     1.788    DIP/state[0]
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  DIP/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    DIP/s_counter[0]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.091     1.136    DIP/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/init_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.399%)  route 0.311ns (62.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=14, routed)          0.311     1.929    DIP/state[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  DIP/init[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    DIP/init[0]_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  DIP/init_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X34Y75         FDRE                                         r  DIP/init_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.120     1.165    DIP/init_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 DIP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.271ns (43.036%)  route 0.359ns (56.964%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DIP/state_reg[1]/Q
                         net (fo=14, routed)          0.265     1.869    DIP/state[1]
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.098     1.967 r  DIP/write_i_3/O
                         net (fo=1, routed)           0.094     2.061    DIP/write_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.106 r  DIP/write_i_1/O
                         net (fo=1, routed)           0.000     2.106    DIP/write_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  DIP/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.824     0.826    DIP/clk10M
    SLICE_X35Y76         FDRE                                         r  DIP/write_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.221     1.046    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.092     1.138    DIP/write_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 DIP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/init_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.271ns (38.078%)  route 0.441ns (61.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DIP/state_reg[1]/Q
                         net (fo=14, routed)          0.256     1.860    DIP/state[1]
    SLICE_X35Y76         LUT5 (Prop_lut5_I2_O)        0.098     1.958 r  DIP/init[1]_i_3/O
                         net (fo=3, routed)           0.185     2.143    DIP/init[1]_i_3_n_0
    SLICE_X34Y76         LUT4 (Prop_lut4_I2_O)        0.045     2.188 r  DIP/init[1]_i_1/O
                         net (fo=1, routed)           0.000     2.188    DIP/init[1]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  DIP/init_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.824     0.826    DIP/clk10M
    SLICE_X34Y76         FDRE                                         r  DIP/init_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.221     1.046    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.120     1.166    DIP/init_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 DIP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/j_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.157%)  route 0.436ns (65.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DIP/state_reg[1]/Q
                         net (fo=14, routed)          0.265     1.869    DIP/state[1]
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.098     1.967 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.171     2.138    DIP/j[19]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X38Y76         FDRE (Hold_fdre_C_R)         0.009     1.054    DIP/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 DIP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/j_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.157%)  route 0.436ns (65.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DIP/state_reg[1]/Q
                         net (fo=14, routed)          0.265     1.869    DIP/state[1]
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.098     1.967 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.171     2.138    DIP/j[19]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X38Y76         FDRE (Hold_fdre_C_R)         0.009     1.054    DIP/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 DIP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/j_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.157%)  route 0.436ns (65.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DIP/state_reg[1]/Q
                         net (fo=14, routed)          0.265     1.869    DIP/state[1]
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.098     1.967 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.171     2.138    DIP/j[19]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[3]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X38Y76         FDRE (Hold_fdre_C_R)         0.009     1.054    DIP/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 DIP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/j_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.157%)  route 0.436ns (65.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DIP/state_reg[1]/Q
                         net (fo=14, routed)          0.265     1.869    DIP/state[1]
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.098     1.967 r  DIP/j[19]_i_1/O
                         net (fo=20, routed)          0.171     2.138    DIP/j[19]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X38Y76         FDRE                                         r  DIP/j_reg[4]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X38Y76         FDRE (Hold_fdre_C_R)         0.009     1.054    DIP/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 DIP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIP/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.231ns (30.562%)  route 0.525ns (69.438%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.476    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DIP/state_reg[0]/Q
                         net (fo=14, routed)          0.374     1.991    DIP/state[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.045     2.036 r  DIP/init[1]_i_2/O
                         net (fo=5, routed)           0.151     2.187    DIP/init[1]_i_2_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.045     2.232 r  DIP/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.232    DIP/s_counter[1]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.823     0.825    DIP/clk10M
    SLICE_X35Y75         FDRE                                         r  DIP/s_counter_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.221     1.045    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.092     1.137    DIP/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  1.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk10M_clk_wiz_0
  To Clock:  clk150M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.580ns (11.110%)  route 4.640ns (88.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 8.299 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.913     6.846    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.630     8.299    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.198    
                         clock uncertainty           -0.235     7.963    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.397    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.580ns (11.110%)  route 4.640ns (88.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.304 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.913     6.846    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.634     8.304    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.202    
                         clock uncertainty           -0.235     7.967    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.401    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.580ns (11.004%)  route 4.691ns (88.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 8.378 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.963     6.896    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.708     8.378    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.277    
                         clock uncertainty           -0.235     8.042    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.476    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.580ns (11.394%)  route 4.511ns (88.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.298 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.783     6.716    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.628     8.298    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.196    
                         clock uncertainty           -0.235     7.961    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.395    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.580ns (11.806%)  route 4.333ns (88.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 8.382 - 6.667 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.621     1.623    DIP/clk10M
    SLICE_X43Y69         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.871     2.950    M2/R_reg[7][2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.074 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.462     6.536    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.712     8.382    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.281    
                         clock uncertainty           -0.235     8.046    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     7.309    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.309    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.580ns (11.352%)  route 4.529ns (88.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 8.436 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.802     6.735    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.766     8.436    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.335    
                         clock uncertainty           -0.235     8.100    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.534    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.580ns (11.748%)  route 4.357ns (88.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 8.436 - 6.667 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.621     1.623    DIP/clk10M
    SLICE_X43Y69         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.871     2.950    M2/R_reg[7][2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.074 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.486     6.561    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.766     8.436    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.335    
                         clock uncertainty           -0.235     8.100    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     7.363    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 0.580ns (11.695%)  route 4.379ns (88.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 8.308 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.652     6.585    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.638     8.308    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.206    
                         clock uncertainty           -0.235     7.971    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.405    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.580ns (12.313%)  route 4.130ns (87.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.294 - 6.667 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.621     1.623    DIP/clk10M
    SLICE_X43Y69         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.871     2.950    M2/R_reg[7][2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.074 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.260     6.334    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.624     8.294    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.193    
                         clock uncertainty           -0.235     7.957    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     7.220    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 DIP/rd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.580ns (11.879%)  route 4.302ns (88.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 8.300 - 6.667 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          1.623     1.625    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  DIP/rd_reg[11]/Q
                         net (fo=1, routed)           0.727     2.809    M2/R_reg[7]_0[11]
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.124     2.933 r  M2/M1_i_8/O
                         net (fo=44, routed)          3.575     6.508    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.630     8.300    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.198    
                         clock uncertainty           -0.235     7.963    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.397    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DIP/rd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.734%)  route 0.537ns (74.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X39Y78         FDRE                                         r  DIP/rd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  DIP/rd_reg[12]/Q
                         net (fo=1, routed)           0.094     0.793    M2/R_reg[7]_0[12]
    SLICE_X41Y78         LUT4 (Prop_lut4_I3_O)        0.045     0.838 r  M2/M1_i_7/O
                         net (fo=45, routed)          0.443     1.280    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.070     1.184    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DIP/rd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.835%)  route 0.594ns (76.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X39Y79         FDRE                                         r  DIP/rd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DIP/rd_reg[16]/Q
                         net (fo=1, routed)           0.094     0.794    M2/R_reg[7]_0[16]
    SLICE_X41Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.839 r  M2/M1_i_3/O
                         net (fo=45, routed)          0.500     1.339    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.052     1.166    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DIP/rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.308%)  route 0.777ns (80.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X39Y76         FDRE                                         r  DIP/rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  DIP/rd_reg[4]/Q
                         net (fo=1, routed)           0.199     0.896    M2/R_reg[7]_0[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.941 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.578     1.519    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.235     1.160    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.343    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 DIP/rd_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.868%)  route 0.627ns (77.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.557     0.559    DIP/clk10M
    SLICE_X39Y79         FDRE                                         r  DIP/rd_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DIP/rd_reg[17]/Q
                         net (fo=1, routed)           0.095     0.795    M2/R_reg[7]_0[17]
    SLICE_X41Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  M2/M1_i_2/O
                         net (fo=45, routed)          0.532     1.372    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[5]
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.063     1.177    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIP/rd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.476%)  route 0.642ns (77.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.559     0.561    DIP/clk10M
    SLICE_X37Y79         FDRE                                         r  DIP/rd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  DIP/rd_reg[13]/Q
                         net (fo=1, routed)           0.171     0.873    M2/R_reg[7]_0[13]
    SLICE_X38Y80         LUT4 (Prop_lut4_I3_O)        0.045     0.918 r  M2/M1_i_6/O
                         net (fo=45, routed)          0.471     1.388    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.235     1.114    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.066     1.180    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DIP/DIPdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.671%)  route 0.910ns (81.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.556     0.558    DIP/clk10M
    SLICE_X42Y72         FDRE                                         r  DIP/DIPdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  DIP/DIPdata_reg[5]/Q
                         net (fo=1, routed)           0.287     1.009    M2/R_reg[7][5]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.054 r  M2/M1_i_22/O
                         net (fo=44, routed)          0.623     1.677    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.871     0.873    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.929    
                         clock uncertainty            0.235     1.164    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.460    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIP/rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.702%)  route 0.865ns (82.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X39Y76         FDRE                                         r  DIP/rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  DIP/rd_reg[4]/Q
                         net (fo=1, routed)           0.199     0.896    M2/R_reg[7]_0[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.941 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.666     1.606    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.879     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.937    
                         clock uncertainty            0.235     1.172    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.355    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DIP/rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.394%)  route 0.883ns (82.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X39Y76         FDRE                                         r  DIP/rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  DIP/rd_reg[4]/Q
                         net (fo=1, routed)           0.199     0.896    M2/R_reg[7]_0[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.941 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.684     1.625    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.872     0.874    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.235     1.165    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.348    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DIP/DIPdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.729%)  route 0.997ns (84.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.558     0.560    DIP/clk10M
    SLICE_X43Y69         FDRE                                         r  DIP/DIPdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DIP/DIPdata_reg[2]/Q
                         net (fo=1, routed)           0.301     1.002    M2/R_reg[7][2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.047 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.696     1.742    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.874     0.876    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.932    
                         clock uncertainty            0.235     1.167    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.463    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DIP/rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.394%)  route 0.883ns (82.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout4_buf/O
                         net (fo=84, routed)          0.554     0.556    DIP/clk10M
    SLICE_X39Y76         FDRE                                         r  DIP/rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  DIP/rd_reg[4]/Q
                         net (fo=1, routed)           0.199     0.896    M2/R_reg[7]_0[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.941 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.684     1.625    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.235     1.157    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.340    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk50M_clk_wiz_0
  To Clock:  clk150M_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.184ns,  Total Violation       -0.455ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.642ns (10.660%)  route 5.380ns (89.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.294 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.488     7.638    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.624     8.294    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.193    
                         clock uncertainty           -0.207     7.985    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.453    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.642ns (10.873%)  route 5.262ns (89.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 8.202 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.370     7.520    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y21         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.532     8.202    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.100    
                         clock uncertainty           -0.207     7.893    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.361    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.642ns (10.571%)  route 5.431ns (89.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 8.437 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.539     7.689    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.767     8.437    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.336    
                         clock uncertainty           -0.207     8.129    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.597    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.642ns (10.804%)  route 5.300ns (89.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 8.378 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.408     7.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.708     8.378    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.277    
                         clock uncertainty           -0.207     8.070    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.538    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.642ns (10.982%)  route 5.204ns (89.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 8.308 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.311     7.461    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.638     8.308    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.206    
                         clock uncertainty           -0.207     7.999    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.467    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.642ns (11.044%)  route 5.171ns (88.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.303 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.279     7.429    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.633     8.303    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.201    
                         clock uncertainty           -0.207     7.994    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.462    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.642ns (11.110%)  route 5.136ns (88.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.298 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.244     7.394    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.628     8.298    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.196    
                         clock uncertainty           -0.207     7.989    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.457    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.642ns (11.128%)  route 5.127ns (88.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 8.306 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.235     7.385    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.636     8.306    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.204    
                         clock uncertainty           -0.207     7.997    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.465    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 0.642ns (10.907%)  route 5.244ns (89.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 8.436 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.352     7.501    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.766     8.436    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.335    
                         clock uncertainty           -0.207     8.128    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.596    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk150M_clk_wiz_0 rise@6.667ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.642ns (11.044%)  route 5.171ns (88.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 8.382 - 6.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    M2/writeWire
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.124     4.150 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.279     7.428    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     8.350    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     4.656 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     6.579    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.670 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.712     8.382    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     8.281    
                         clock uncertainty           -0.207     8.074    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.542    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 M2/Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.590%)  route 0.717ns (79.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M2/Address_reg[4]/Q
                         net (fo=1, routed)           0.139     0.836    M2/Address[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.578     1.459    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.207     1.132    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.315    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 M2/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.209ns (19.088%)  route 0.886ns (80.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.551     0.553    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  M2/data_reg[5]/Q
                         net (fo=1, routed)           0.263     0.979    M2/data[5]
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.024 r  M2/M1_i_22/O
                         net (fo=44, routed)          0.623     1.648    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.871     0.873    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.929    
                         clock uncertainty            0.207     1.136    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.432    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 M2/Address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.227ns (27.762%)  route 0.591ns (72.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    M2/clk50M
    SLICE_X44Y78         FDRE                                         r  M2/Address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  M2/Address_reg[12]/Q
                         net (fo=1, routed)           0.148     0.834    M2/Address[12]
    SLICE_X41Y78         LUT4 (Prop_lut4_I0_O)        0.099     0.933 r  M2/M1_i_7/O
                         net (fo=45, routed)          0.443     1.375    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.207     1.086    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.070     1.156    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 M2/Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.774%)  route 0.805ns (81.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M2/Address_reg[4]/Q
                         net (fo=1, routed)           0.139     0.836    M2/Address[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.666     1.546    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.879     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.937    
                         clock uncertainty            0.207     1.144    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.327    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 M2/Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.428%)  route 0.823ns (81.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M2/Address_reg[4]/Q
                         net (fo=1, routed)           0.139     0.836    M2/Address[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.684     1.565    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.872     0.874    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.207     1.137    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.320    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 M2/Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.428%)  route 0.823ns (81.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    M2/clk50M
    SLICE_X44Y76         FDRE                                         r  M2/Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  M2/Address_reg[4]/Q
                         net (fo=1, routed)           0.139     0.836    M2/Address[4]
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.684     1.565    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.207     1.129    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.109%)  route 0.969ns (83.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M2/data_reg[2]/Q
                         net (fo=1, routed)           0.273     0.972    M2/data[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.017 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.696     1.712    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.874     0.876    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.932    
                         clock uncertainty            0.207     1.139    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.435    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 M2/Address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.948%)  route 0.702ns (79.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    M2/clk50M
    SLICE_X44Y79         FDRE                                         r  M2/Address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M2/Address_reg[13]/Q
                         net (fo=1, routed)           0.231     0.931    M2/Address[13]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.045     0.976 r  M2/M1_i_6/O
                         net (fo=45, routed)          0.471     1.447    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.207     1.086    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.066     1.152    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 M2/Address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.310%)  route 0.889ns (82.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.558     0.560    M2/clk50M
    SLICE_X37Y77         FDRE                                         r  M2/Address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  M2/Address_reg[6]/Q
                         net (fo=1, routed)           0.159     0.860    M2/Address[6]
    SLICE_X36Y78         LUT4 (Prop_lut4_I0_O)        0.045     0.905 r  M2/M1_i_13/O
                         net (fo=44, routed)          0.730     1.634    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.879     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.937    
                         clock uncertainty            0.207     1.144    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.327    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 M2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk150M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk150M_clk_wiz_0 rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.626%)  route 1.004ns (84.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M2/data_reg[2]/Q
                         net (fo=1, routed)           0.273     0.972    M2/data[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.017 r  M2/M1_i_25/O
                         net (fo=44, routed)          0.731     1.748    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.879     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.937    
                         clock uncertainty            0.207     1.144    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.440    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk150M_clk_wiz_0
  To Clock:  clk50M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.759ns  (logic 2.055ns (35.686%)  route 3.704ns (64.314%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 15.022 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.687    15.022    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882    15.904 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.960    17.864    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[50]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.988 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    17.988    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_17_n_0
    SLICE_X40Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    18.233 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.093    19.326    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_6_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.298    19.624 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.624    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    19.833 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.650    20.484    M2/douta[2]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.297    20.781 r  M2/data[2]_i_1/O
                         net (fo=1, routed)           0.000    20.781    M2/data[2]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism             -0.101    21.400    
                         clock uncertainty           -0.207    21.193    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.032    21.225    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                         -20.781    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.773ns  (logic 2.088ns (36.165%)  route 3.685ns (63.835%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 15.008 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.673    15.008    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    15.890 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.980    17.870    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[237]
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    17.994 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    17.994    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11_n_0
    SLICE_X40Y84         MUXF7 (Prop_muxf7_I1_O)      0.245    18.239 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.239    19.478    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.298    19.776 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.776    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X46Y73         MUXF7 (Prop_muxf7_I0_O)      0.241    20.017 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.466    20.484    M2/douta[5]
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.298    20.782 r  M2/data[5]_i_1/O
                         net (fo=1, routed)           0.000    20.782    M2/data[5]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.493    21.496    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism             -0.101    21.395    
                         clock uncertainty           -0.207    21.188    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.081    21.269    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                         -20.782    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.642ns  (logic 2.081ns (36.883%)  route 3.561ns (63.117%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 21.512 - 20.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 15.007 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.672    15.007    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    15.889 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.920    17.809    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[17]
    SLICE_X28Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.933 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    17.933    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.238    18.171 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           1.213    19.383    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.298    19.681 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.681    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y79         MUXF7 (Prop_muxf7_I0_O)      0.241    19.922 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.429    20.351    M2/douta[1]
    SLICE_X13Y78         LUT5 (Prop_lut5_I0_O)        0.298    20.649 r  M2/data[1]_i_1/O
                         net (fo=1, routed)           0.000    20.649    M2/data[1]_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.509    21.512    M2/clk50M
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism             -0.101    21.411    
                         clock uncertainty           -0.207    21.204    
    SLICE_X13Y78         FDRE (Setup_fdre_C_D)        0.032    21.236    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.236    
                         arrival time                         -20.649    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.733ns  (logic 1.247ns (21.752%)  route 4.486ns (78.248%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 14.950 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.614    14.950    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    15.406 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=88, routed)          2.175    17.581    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.124    17.705 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9/O
                         net (fo=1, routed)           1.607    19.312    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I4_O)        0.124    19.436 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.436    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X44Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    19.681 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.703    20.384    M2/douta[4]
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.298    20.682 r  M2/data[4]_i_1/O
                         net (fo=1, routed)           0.000    20.682    M2/data[4]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  M2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.497    21.500    M2/clk50M
    SLICE_X42Y73         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism             -0.101    21.399    
                         clock uncertainty           -0.207    21.192    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)        0.077    21.269    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                         -20.682    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.570ns  (logic 1.602ns (28.759%)  route 3.968ns (71.241%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 14.950 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.614    14.950    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    15.406 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=88, routed)          1.846    17.252    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.376 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    17.376    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_13_n_0
    SLICE_X62Y81         MUXF7 (Prop_muxf7_I1_O)      0.214    17.590 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.648    19.238    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.297    19.535 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.535    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    19.747 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.474    20.221    M2/douta[0]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.299    20.520 r  M2/data[0]_i_1/O
                         net (fo=1, routed)           0.000    20.520    M2/data[0]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism             -0.101    21.400    
                         clock uncertainty           -0.207    21.193    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.031    21.224    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.224    
                         arrival time                         -20.520    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.596ns  (logic 1.632ns (29.162%)  route 3.964ns (70.838%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 14.950 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.614    14.950    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y67         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    15.406 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=88, routed)          1.873    17.279    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    17.403 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    17.403    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13_n_0
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    17.620 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.647    19.268    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.299    19.567 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.567    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    19.805 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.443    20.248    M2/douta[3]
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.298    20.546 r  M2/data[3]_i_1/O
                         net (fo=1, routed)           0.000    20.546    M2/data[3]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.493    21.496    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism             -0.101    21.395    
                         clock uncertainty           -0.207    21.188    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.077    21.265    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                         -20.546    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.401ns  (logic 2.088ns (38.661%)  route 3.313ns (61.339%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 15.019 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.684    15.019    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    15.901 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.821    17.722    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[247]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124    17.846 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    17.846    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    18.091 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.162    19.253    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.298    19.551 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.551    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.241    19.792 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.330    20.122    M2/douta[7]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.298    20.420 r  M2/data[7]_i_2/O
                         net (fo=1, routed)           0.000    20.420    M2/data[7]_i_2_n_0
    SLICE_X44Y75         FDRE                                         r  M2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495    21.498    M2/clk50M
    SLICE_X44Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism             -0.101    21.397    
                         clock uncertainty           -0.207    21.190    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)        0.029    21.219    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.219    
                         arrival time                         -20.420    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk50M_clk_wiz_0 rise@20.000ns - clk150M_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        5.326ns  (logic 2.088ns (39.204%)  route 3.238ns (60.796%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 15.019 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809    15.143    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    11.221 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    13.239    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.335 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.684    15.019    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    15.901 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.900    17.802    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[246]
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    17.926 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    17.926    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I1_O)      0.245    18.171 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.012    19.183    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.298    19.481 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.481    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    19.722 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=4, routed)           0.325    20.047    M2/douta[6]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.298    20.345 r  M2/data[6]_i_1/O
                         net (fo=1, routed)           0.000    20.345    M2/data[6]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  M2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.501    21.504    M2/clk50M
    SLICE_X42Y70         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism             -0.101    21.403    
                         clock uncertainty           -0.207    21.196    
    SLICE_X42Y70         FDRE (Setup_fdre_C_D)        0.077    21.273    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.273    
                         arrival time                         -20.345    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.367ns (42.481%)  route 0.497ns (57.519%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.358     1.057    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.102 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.073     1.175 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           0.139     1.315    M2/douta[7]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.108     1.423 r  M2/data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.423    M2/data[7]_i_2_n_0
    SLICE_X44Y75         FDRE                                         r  M2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.820     0.822    M2/clk50M
    SLICE_X44Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.207     1.084    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.091     1.175    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.342ns (37.412%)  route 0.572ns (62.588%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.406     1.104    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X43Y74         MUXF7 (Prop_muxf7_S_O)       0.093     1.197 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=4, routed)           0.166     1.364    M2/douta[3]
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.108     1.472 r  M2/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.472    M2/data[3]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.819     0.821    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism              0.056     0.876    
                         clock uncertainty            0.207     1.083    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.120     1.203    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.345ns (35.101%)  route 0.638ns (64.899%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.501     1.199    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X42Y70         MUXF7 (Prop_muxf7_S_O)       0.096     1.295 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=4, routed)           0.137     1.432    M2/douta[6]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.108     1.540 r  M2/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.540    M2/data[6]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  M2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    M2/clk50M
    SLICE_X42Y70         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.207     1.089    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.120     1.209    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.339ns (32.216%)  route 0.713ns (67.784%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.466     1.164    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X46Y73         MUXF7 (Prop_muxf7_S_O)       0.090     1.254 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=4, routed)           0.247     1.502    M2/douta[2]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.108     1.610 r  M2/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.610    M2/data[2]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     0.825    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.207     1.087    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     1.179    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.365ns (33.736%)  route 0.717ns (66.264%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.476     1.176    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.221 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.221    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X44Y74         MUXF7 (Prop_muxf7_I0_O)      0.071     1.292 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=4, routed)           0.241     1.533    M2/douta[4]
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.108     1.641 r  M2/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.641    M2/data[4]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  M2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X42Y73         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.207     1.085    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.120     1.205    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.356ns (33.605%)  route 0.703ns (66.395%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.506     1.206    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.251 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.251    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.313 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=4, routed)           0.197     1.510    M2/douta[0]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.108     1.618 r  M2/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.618    M2/data[0]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     0.825    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.207     1.087    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     1.179    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.345ns (31.098%)  route 0.764ns (68.902%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.556     0.558    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y76         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=8, routed)           0.580     1.279    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X46Y73         MUXF7 (Prop_muxf7_S_O)       0.096     1.375 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=4, routed)           0.184     1.559    M2/douta[5]
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.108     1.667 r  M2/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.667    M2/data[5]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.819     0.821    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism              0.056     0.876    
                         clock uncertainty            0.207     1.083    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.121     1.204    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            M2/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - clk150M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.367ns (28.018%)  route 0.943ns (71.982%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.557     0.559    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y79         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.784     1.483    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X14Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.528 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.528    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y79         MUXF7 (Prop_muxf7_I0_O)      0.073     1.601 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.159     1.760    M2/douta[1]
    SLICE_X13Y78         LUT5 (Prop_lut5_I0_O)        0.108     1.868 r  M2/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    M2/data[1]_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.832     0.834    M2/clk50M
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.207     1.096    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092     1.188    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.680    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk50M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.931ns  (logic 0.642ns (16.330%)  route 3.289ns (83.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 21.512 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 f  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.140    17.890    M2/state[1]
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    18.014 r  M2/data[7]_i_1/O
                         net (fo=26, routed)          1.149    19.163    M2/data[7]_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.509    21.512    M2/clk50M
    SLICE_X13Y78         FDRE                                         r  M2/data_reg[1]/C
                         clock pessimism              0.000    21.512    
                         clock uncertainty           -0.193    21.320    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205    21.115    M2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.115    
                         arrival time                         -19.163    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 M2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/Address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.805ns  (logic 0.732ns (19.236%)  route 3.073ns (80.764%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.630    15.233    M2/clk
    SLICE_X28Y80         FDRE                                         r  M2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    15.689 r  M2/state_reg[0]/Q
                         net (fo=18, routed)          1.216    16.904    M2/state[0]
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.028 r  M2/data[7]_i_3/O
                         net (fo=20, routed)          1.025    18.053    M2/data[7]_i_3_n_0
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    18.205 r  M2/Address[6]_i_1/O
                         net (fo=1, routed)           0.833    19.038    M2/Address[6]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  M2/Address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    21.505    M2/clk50M
    SLICE_X37Y77         FDRE                                         r  M2/Address_reg[6]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.193    21.313    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)       -0.311    21.002    M2/Address_reg[6]
  -------------------------------------------------------------------
                         required time                         21.002    
                         arrival time                         -19.038    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.682ns  (logic 0.642ns (17.435%)  route 3.040ns (82.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.812    18.914    M2/k[17]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.500    21.503    M2/clk50M
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[10]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.193    21.311    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    20.882    M2/k_reg[10]
  -------------------------------------------------------------------
                         required time                         20.882    
                         arrival time                         -18.914    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.682ns  (logic 0.642ns (17.435%)  route 3.040ns (82.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.812    18.914    M2/k[17]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.500    21.503    M2/clk50M
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[11]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.193    21.311    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    20.882    M2/k_reg[11]
  -------------------------------------------------------------------
                         required time                         20.882    
                         arrival time                         -18.914    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.682ns  (logic 0.642ns (17.435%)  route 3.040ns (82.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.812    18.914    M2/k[17]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.500    21.503    M2/clk50M
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[16]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.193    21.311    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    20.882    M2/k_reg[16]
  -------------------------------------------------------------------
                         required time                         20.882    
                         arrival time                         -18.914    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.682ns  (logic 0.642ns (17.435%)  route 3.040ns (82.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.812    18.914    M2/k[17]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.500    21.503    M2/clk50M
    SLICE_X45Y78         FDRE                                         r  M2/k_reg[17]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.193    21.311    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    20.882    M2/k_reg[17]
  -------------------------------------------------------------------
                         required time                         20.882    
                         arrival time                         -18.914    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.558ns  (logic 0.642ns (18.044%)  route 2.916ns (81.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.687    18.790    M2/k[17]_i_1_n_0
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[4]/C
                         clock pessimism              0.000    21.501    
                         clock uncertainty           -0.193    21.309    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    20.880    M2/k_reg[4]
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.558ns  (logic 0.642ns (18.044%)  route 2.916ns (81.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.687    18.790    M2/k[17]_i_1_n_0
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[5]/C
                         clock pessimism              0.000    21.501    
                         clock uncertainty           -0.193    21.309    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    20.880    M2/k_reg[5]
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.558ns  (logic 0.642ns (18.044%)  route 2.916ns (81.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.687    18.790    M2/k[17]_i_1_n_0
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[6]/C
                         clock pessimism              0.000    21.501    
                         clock uncertainty           -0.193    21.309    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    20.880    M2/k_reg[6]
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50M_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        3.558ns  (logic 0.642ns (18.044%)  route 2.916ns (81.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 15.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629    15.232    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    15.750 r  M2/state_reg[1]/Q
                         net (fo=53, routed)          2.229    17.978    M2/state[1]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.102 r  M2/k[17]_i_1/O
                         net (fo=18, routed)          0.687    18.790    M2/k[17]_i_1_n_0
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683    21.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498    21.501    M2/clk50M
    SLICE_X45Y77         FDRE                                         r  M2/k_reg[7]/C
                         clock pessimism              0.000    21.501    
                         clock uncertainty           -0.193    21.309    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    20.880    M2/k_reg[7]
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                  2.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.558     1.477    R1/clk
    SLICE_X45Y72         FDRE                                         r  R1/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  R1/RxD_data_reg[4]/Q
                         net (fo=1, routed)           0.130     1.749    M2/Q[4]
    SLICE_X42Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  M2/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    M2/data[4]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  M2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     0.823    M2/clk50M
    SLICE_X42Y73         FDRE                                         r  M2/data_reg[4]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.193     1.015    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.120     1.135    M2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.075%)  route 0.201ns (51.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     1.474    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[3]/Q
                         net (fo=1, routed)           0.201     1.816    M2/Q[3]
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.861 r  M2/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    M2/data[3]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.819     0.821    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.193     1.013    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.120     1.133    M2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.806%)  route 0.220ns (54.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     1.474    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[5]/Q
                         net (fo=1, routed)           0.220     1.835    M2/Q[5]
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  M2/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    M2/data[5]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.819     0.821    M2/clk50M
    SLICE_X46Y74         FDRE                                         r  M2/data_reg[5]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.193     1.013    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.121     1.134    M2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.662%)  route 0.230ns (55.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     1.474    R1/clk
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[7]/Q
                         net (fo=1, routed)           0.230     1.846    M2/Q[7]
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  M2/data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.891    M2/data[7]_i_2_n_0
    SLICE_X44Y75         FDRE                                         r  M2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.820     0.822    M2/clk50M
    SLICE_X44Y75         FDRE                                         r  M2/data_reg[7]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.193     1.014    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.091     1.105    M2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.189%)  route 0.328ns (63.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     1.474    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[6]/Q
                         net (fo=1, routed)           0.328     1.943    M2/Q[6]
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.988 r  M2/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.988    M2/data[6]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  M2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    M2/clk50M
    SLICE_X42Y70         FDRE                                         r  M2/data_reg[6]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.019    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.120     1.139    M2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.607%)  route 0.322ns (63.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     1.474    R1/clk
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[2]/Q
                         net (fo=1, routed)           0.322     1.937    M2/Q[2]
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.982 r  M2/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.982    M2/data[2]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     0.825    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.193     1.017    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     1.109    M2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 R1/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.043%)  route 0.330ns (63.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     1.474    R1/clk
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  R1/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.330     1.945    M2/Q[0]
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.990 r  M2/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    M2/data[0]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     0.825    M2/clk50M
    SLICE_X43Y72         FDRE                                         r  M2/data_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.193     1.017    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     1.109    M2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.210ns (38.578%)  route 0.334ns (61.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.563     1.482    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  M2/state_reg[1]/Q
                         net (fo=53, routed)          0.334     1.981    M2/state[1]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.046     2.027 r  M2/k[15]_i_1/O
                         net (fo=1, routed)           0.000     2.027    M2/k[15]_i_1_n_0
    SLICE_X41Y79         FDRE                                         r  M2/k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.827     0.829    M2/clk50M
    SLICE_X41Y79         FDRE                                         r  M2/k_reg[15]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.021    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.107     1.128    M2/k_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 M2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.465%)  route 0.334ns (61.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.563     1.482    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  M2/state_reg[1]/Q
                         net (fo=53, routed)          0.334     1.981    M2/state[1]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.026 r  M2/k[14]_i_1/O
                         net (fo=1, routed)           0.000     2.026    M2/k[14]_i_1_n_0
    SLICE_X41Y79         FDRE                                         r  M2/k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.827     0.829    M2/clk50M
    SLICE_X41Y79         FDRE                                         r  M2/k_reg[14]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.021    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.091     1.112    M2/k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 M2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/Address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50M_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.084%)  route 0.394ns (67.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.564     1.483    M2/clk
    SLICE_X28Y80         FDRE                                         r  M2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  M2/state_reg[0]/Q
                         net (fo=18, routed)          0.394     2.018    M2/state[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.063 r  M2/Address[17]_i_1/O
                         net (fo=1, routed)           0.000     2.063    M2/Address[17]_i_1_n_0
    SLICE_X45Y79         FDRE                                         r  M2/Address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    M2/clk50M
    SLICE_X45Y79         FDRE                                         r  M2/Address_reg[17]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.019    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.091     1.110    M2/Address_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.953    





---------------------------------------------------------------------------------------------------
From Clock:  clk50M_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/txd_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 0.608ns (7.039%)  route 8.030ns (92.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  M2/counter_reg/Q
                         net (fo=7, routed)           4.752     6.831    M2/dataSentWire2
    SLICE_X44Y80         LUT2 (Prop_lut2_I0_O)        0.152     6.983 r  M2/txd_i_1/O
                         net (fo=1, routed)           3.278    10.261    T1/txd_reg_0
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.927    T1/clk
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X44Y80         FDRE (Setup_fdre_C_CE)      -0.407    14.327    T1/txd_reg
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/full_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 0.580ns (6.622%)  route 8.179ns (93.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  M2/counter_reg/Q
                         net (fo=7, routed)           4.752     6.831    M2/dataSentWire2
    SLICE_X44Y80         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  M2/full_data[0]_i_1/O
                         net (fo=1, routed)           3.427    10.382    T1/full_data_reg[0]_1
    SLICE_X44Y81         FDRE                                         r  T1/full_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.928    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/full_data_reg[0]/C
                         clock pessimism              0.000    14.928    
                         clock uncertainty           -0.193    14.735    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)       -0.047    14.688    T1/full_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/dataReady2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.580ns (10.442%)  route 4.975ns (89.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.975     7.054    T1/dataSentWire2
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.178 r  T1/dataReady2_i_1/O
                         net (fo=1, routed)           0.000     7.178    T1/dataReady2_i_1_n_0
    SLICE_X44Y81         FDRE                                         r  T1/dataReady2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.928    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/dataReady2_reg/C
                         clock pessimism              0.000    14.928    
                         clock uncertainty           -0.193    14.735    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)        0.031    14.766    T1/dataReady2_reg
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/txd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.580ns (10.469%)  route 4.960ns (89.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/counter_reg/Q
                         net (fo=7, routed)           4.960     7.040    T1/dataSentWire2
    SLICE_X44Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.164 r  T1/txd_i_2/O
                         net (fo=1, routed)           0.000     7.164    T1/txd_i_2_n_0
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.927    T1/clk
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/C
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.193    14.734    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.031    14.765    T1/txd_reg
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.671ns (13.308%)  route 4.371ns (86.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.479     6.658    R1/RxD_data0
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X43Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.316    R1/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.671ns (13.308%)  route 4.371ns (86.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.479     6.658    R1/RxD_data0
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[1]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X43Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.316    R1/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 M2/dataFinished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/FSM_sequential_next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.646%)  route 4.868ns (89.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621     1.623    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/dataFinished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  M2/dataFinished_reg/Q
                         net (fo=2, routed)           4.868     6.948    M2/dataFinishWire2
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.072 r  M2/FSM_sequential_next_state_i_1/O
                         net (fo=1, routed)           0.000     7.072    T1/FSM_sequential_next_state_reg_0
    SLICE_X44Y81         FDRE                                         r  T1/FSM_sequential_next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.928    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/FSM_sequential_next_state_reg/C
                         clock pessimism              0.000    14.928    
                         clock uncertainty           -0.193    14.735    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)        0.029    14.764    T1/FSM_sequential_next_state_reg
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.671ns (13.458%)  route 4.315ns (86.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.423     6.601    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.316    R1/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.671ns (13.458%)  route 4.315ns (86.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.423     6.601    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.316    R1/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.671ns (13.458%)  route 4.315ns (86.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     1.809    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.613     1.615    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     2.133 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.892     4.026    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.423     6.601    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.498    14.921    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[6]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.316    R1/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/FSM_sequential_next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.467ns (10.477%)  route 3.990ns (89.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.501     1.504    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.367     1.871 r  M2/counter_reg/Q
                         net (fo=7, routed)           3.990     5.862    M2/dataSentWire2
    SLICE_X44Y81         LUT4 (Prop_lut4_I1_O)        0.100     5.962 r  M2/FSM_sequential_next_state_i_1/O
                         net (fo=1, routed)           0.000     5.962    T1/FSM_sequential_next_state_reg_0
    SLICE_X44Y81         FDRE                                         r  T1/FSM_sequential_next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.227    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/FSM_sequential_next_state_reg/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.193     5.419    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.269     5.688    T1/FSM_sequential_next_state_reg
  -------------------------------------------------------------------
                         required time                         -5.688    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.541ns (13.233%)  route 3.547ns (86.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495     1.498    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.590     3.507    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.123     3.630 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           1.957     5.587    R1/RxD_data0
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.615     5.218    R1/clk
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[2]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.193     5.410    
    SLICE_X44Y74         FDRE (Hold_fdre_C_CE)       -0.212     5.198    R1/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.198    
                         arrival time                           5.587    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.541ns (13.233%)  route 3.547ns (86.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495     1.498    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.590     3.507    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.123     3.630 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           1.957     5.587    R1/RxD_data0
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.615     5.218    R1/clk
    SLICE_X44Y74         FDRE                                         r  R1/RxD_data_reg[7]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.193     5.410    
    SLICE_X44Y74         FDRE (Hold_fdre_C_CE)       -0.212     5.198    R1/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.198    
                         arrival time                           5.587    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/txd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.186ns (8.793%)  route 1.929ns (91.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.558     0.560    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  M2/counter_reg/Q
                         net (fo=7, routed)           1.929     2.630    T1/dataSentWire2
    SLICE_X44Y80         LUT4 (Prop_lut4_I2_O)        0.045     2.675 r  T1/txd_i_2/O
                         net (fo=1, routed)           0.000     2.675    T1/txd_i_2_n_0
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.828     1.993    T1/clk
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.193     2.185    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.092     2.277    T1/txd_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 M2/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/dataReady2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.186ns (8.596%)  route 1.978ns (91.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.558     0.560    M2/clk50M
    SLICE_X45Y80         FDRE                                         r  M2/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  M2/counter_reg/Q
                         net (fo=7, routed)           1.978     2.678    T1/dataSentWire2
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.045     2.723 r  T1/dataReady2_i_1/O
                         net (fo=1, routed)           0.000     2.723    T1/dataReady2_i_1_n_0
    SLICE_X44Y81         FDRE                                         r  T1/dataReady2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.829     1.994    T1/clk
    SLICE_X44Y81         FDRE                                         r  T1/dataReady2_reg/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.193     2.186    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.092     2.278    T1/dataReady2_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.541ns (12.900%)  route 3.653ns (87.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.221ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495     1.498    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.590     3.507    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.123     3.630 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.063     5.692    R1/RxD_data0
    SLICE_X45Y72         FDRE                                         r  R1/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.221    R1/clk
    SLICE_X45Y72         FDRE                                         r  R1/RxD_data_reg[4]/C
                         clock pessimism              0.000     5.221    
                         clock uncertainty            0.193     5.413    
    SLICE_X45Y72         FDRE (Hold_fdre_C_CE)       -0.212     5.201    R1/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.201    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.541ns (12.872%)  route 3.662ns (87.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495     1.498    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.590     3.507    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.123     3.630 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.072     5.701    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.615     5.218    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[3]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.193     5.410    
    SLICE_X45Y74         FDRE (Hold_fdre_C_CE)       -0.212     5.198    R1/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.198    
                         arrival time                           5.701    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.541ns (12.872%)  route 3.662ns (87.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495     1.498    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.590     3.507    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.123     3.630 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.072     5.701    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.615     5.218    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[5]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.193     5.410    
    SLICE_X45Y74         FDRE (Hold_fdre_C_CE)       -0.212     5.198    R1/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.198    
                         arrival time                           5.701    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.541ns (12.872%)  route 3.662ns (87.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          1.495     1.498    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           1.590     3.507    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.123     3.630 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           2.072     5.701    R1/RxD_data0
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.615     5.218    R1/clk
    SLICE_X45Y74         FDRE                                         r  R1/RxD_data_reg[6]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.193     5.410    
    SLICE_X45Y74         FDRE (Hold_fdre_C_CE)       -0.212     5.198    R1/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.198    
                         arrival time                           5.701    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 M2/dataWritten_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50M_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R1/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.207ns (10.053%)  route 1.852ns (89.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clk50M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     0.555    M2/clk50M
    SLICE_X42Y74         FDRE                                         r  M2/dataWritten_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     0.719 f  M2/dataWritten_reg/Q
                         net (fo=3, routed)           0.744     1.463    R1/writeWire
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.043     1.506 r  R1/RxD_data[7]_i_1/O
                         net (fo=8, routed)           1.108     2.614    R1/RxD_data0
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.987    R1/clk
    SLICE_X43Y74         FDRE                                         r  R1/RxD_data_reg[0]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.193     2.179    
    SLICE_X43Y74         FDRE (Hold_fdre_C_CE)       -0.107     2.072    R1/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.541    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 5.038ns (63.705%)  route 2.870ns (36.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          2.870     4.355    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.908 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.908    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.998ns (68.195%)  route 2.331ns (31.805%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch1_IBUF_inst/O
                         net (fo=2, routed)           2.331     3.809    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.329 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.329    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 5.015ns (68.727%)  route 2.282ns (31.273%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           2.282     3.762    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.297 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.297    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 5.028ns (69.303%)  route 2.227ns (30.697%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          2.227     3.704    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.255 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.255    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.467ns (73.756%)  route 0.522ns (26.244%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch1_IBUF_inst/O
                         net (fo=2, routed)           0.522     0.767    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.989 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.989    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.484ns (74.085%)  route 0.519ns (25.915%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           0.519     0.766    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.002 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.002    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.496ns (74.136%)  route 0.522ns (25.864%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          0.522     0.767    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.018 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.018    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.506ns (66.107%)  route 0.772ns (33.893%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          0.772     1.025    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.278 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.278    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.809     6.809    clkDiv/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    clkDiv/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clkDiv/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    clkDiv/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkDiv/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.624     0.624    clkDiv/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  clkDiv/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    clkDiv/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkDiv/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    clkDiv/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkDiv/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/txd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 4.011ns (47.200%)  route 4.487ns (52.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.226    T1/clk
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  T1/txd_reg/Q
                         net (fo=1, routed)           4.487    10.169    txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.724 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    13.724    txd
    D4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 4.008ns (65.141%)  route 2.145ns (34.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.636     5.239    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  D3/transmit_reg/Q
                         net (fo=6, routed)           2.145     7.839    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.391 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.391    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D3/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.393ns (70.838%)  route 0.574ns (29.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.568     1.487    D3/clk
    SLICE_X11Y81         FDRE                                         r  D3/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  D3/transmit_reg/Q
                         net (fo=6, routed)           0.574     2.202    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.454 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.454    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/txd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.397ns (45.118%)  route 1.699ns (54.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.560     1.479    T1/clk
    SLICE_X44Y80         FDRE                                         r  T1/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  T1/txd_reg/Q
                         net (fo=1, routed)           1.699     3.320    txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.575 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.575    txd
    D4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk150M_clk_wiz_0

Max Delay           980 Endpoints
Min Delay           980 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.936ns  (logic 1.609ns (16.196%)  route 8.326ns (83.804%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.486     9.936    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.766     1.769    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 1.609ns (16.236%)  route 8.302ns (83.764%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.462     9.911    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.712     1.715    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.738ns  (logic 1.609ns (16.525%)  route 8.129ns (83.475%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.289     9.738    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.767     1.770    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.728ns  (logic 1.609ns (16.541%)  route 8.119ns (83.459%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.279     9.728    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.715     1.718    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.709ns  (logic 1.609ns (16.574%)  route 8.100ns (83.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.260     9.709    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.624     1.627    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.626ns  (logic 1.609ns (16.717%)  route 8.016ns (83.283%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.176     9.626    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.716     1.719    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.586ns  (logic 1.609ns (16.787%)  route 7.977ns (83.213%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.840     6.325    M2/led_OBUF[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  M2/M1_i_25/O
                         net (fo=44, routed)          3.137     9.586    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.636     1.639    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.609ns (16.797%)  route 7.971ns (83.203%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.579     6.064    M2/led_OBUF[2]
    SLICE_X45Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.188 r  M2/M1_i_16/O
                         net (fo=44, routed)          3.391     9.580    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.715     1.718    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 1.609ns (16.812%)  route 7.962ns (83.188%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.423     5.908    M2/led_OBUF[2]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.032 r  M2/M1_i_1/O
                         net (fo=45, routed)          3.539     9.571    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.767     1.770    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.557ns  (logic 1.609ns (16.838%)  route 7.947ns (83.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.579     6.064    M2/led_OBUF[2]
    SLICE_X45Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.188 r  M2/M1_i_16/O
                         net (fo=44, routed)          3.368     9.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.683     1.683    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         1.766     1.769    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.298ns (15.170%)  route 1.666ns (84.830%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          1.223     1.476    M2/led_OBUF[2]
    SLICE_X41Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.521 r  M2/M1_i_7/O
                         net (fo=45, routed)          0.443     1.964    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.290ns (14.439%)  route 1.719ns (85.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.045     1.290    M2/led_OBUF[3]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.335 r  M2/M1_i_26/O
                         net (fo=44, routed)          0.674     2.009    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.884     0.886    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.290ns (14.176%)  route 1.756ns (85.824%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.045     1.290    M2/led_OBUF[3]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.335 r  M2/M1_i_26/O
                         net (fo=44, routed)          0.711     2.046    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.879     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.290ns (14.070%)  route 1.771ns (85.930%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.193     1.438    M2/led_OBUF[3]
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.483 r  M2/M1_i_15/O
                         net (fo=44, routed)          0.578     2.061    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.867     0.869    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.290ns (13.887%)  route 1.798ns (86.113%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.045     1.290    M2/led_OBUF[3]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.335 r  M2/M1_i_26/O
                         net (fo=44, routed)          0.754     2.088    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y18         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.886     0.888    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.290ns (13.730%)  route 1.822ns (86.270%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.045     1.290    M2/led_OBUF[3]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.335 r  M2/M1_i_26/O
                         net (fo=44, routed)          0.778     2.112    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.874     0.876    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.298ns (14.090%)  route 1.817ns (85.910%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          1.316     1.569    M2/led_OBUF[2]
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.614 r  M2/M1_i_3/O
                         net (fo=45, routed)          0.500     2.115    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.138ns  (logic 0.290ns (13.563%)  route 1.848ns (86.437%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.378     1.623    M2/led_OBUF[3]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.668 r  M2/M1_i_6/O
                         net (fo=45, routed)          0.471     2.138    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.298ns (13.900%)  route 1.845ns (86.100%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          1.116     1.369    M2/led_OBUF[2]
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.414 r  M2/M1_i_13/O
                         net (fo=44, routed)          0.730     2.143    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.879     0.881    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk150M_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.298ns (13.897%)  route 1.846ns (86.103%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          1.239     1.492    M2/led_OBUF[2]
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.537 r  M2/M1_i_5/O
                         net (fo=45, routed)          0.607     2.144    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk150M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.898     0.898    clkDiv/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clkDiv/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clkDiv/inst/clk150M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkDiv/inst/clkout3_buf/O
                         net (fo=292, routed)         0.822     0.824    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y69         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            DIP/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 1.635ns (27.818%)  route 4.243ns (72.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.243     5.728    DIP/led_OBUF[0]
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.150     5.878 r  DIP/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.878    DIP/next_state[1]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.502     4.925    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[1]/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            DIP/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.609ns (27.497%)  route 4.243ns (72.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch3_IBUF_inst/O
                         net (fo=30, routed)          4.243     5.728    DIP/led_OBUF[0]
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.124     5.852 r  DIP/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.852    DIP/next_state[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.502     4.925    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[0]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            R1/RxD_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.490ns (29.454%)  route 3.568ns (70.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           3.568     5.058    R1/RxD_IBUF
    SLICE_X52Y77         FDRE                                         r  R1/RxD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.490     4.913    R1/clk
    SLICE_X52Y77         FDRE                                         r  R1/RxD_in_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DIP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.433ns  (logic 1.636ns (36.904%)  route 2.797ns (63.096%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.797     4.283    DIP/rst_IBUF
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.150     4.433 r  DIP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.433    DIP/state[1]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.502     4.925    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DIP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 1.610ns (36.532%)  route 2.797ns (63.468%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.797     4.283    DIP/rst_IBUF
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.407 r  DIP/state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.407    DIP/state[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.502     4.925    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/C

Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            M2/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.602ns (40.152%)  route 2.387ns (59.848%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch1_IBUF_inst/O
                         net (fo=2, routed)           2.387     3.865    M2/led_OBUF[0]
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.124     3.989 r  M2/next_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.989    M2/next_state[0]_i_1__1_n_0
    SLICE_X28Y86         FDRE                                         r  M2/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.516     4.939    M2/clk
    SLICE_X28Y86         FDRE                                         r  M2/next_state_reg[0]/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            M2/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.480ns (39.203%)  route 2.295ns (60.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           2.295     3.774    M2/led_OBUF[1]
    SLICE_X30Y80         FDRE                                         r  M2/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.509     4.932    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/next_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            D2/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 1.486ns (42.611%)  route 2.001ns (57.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.001     3.487    D2/rst_IBUF
    SLICE_X38Y85         FDRE                                         r  D2/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.513     4.936    D2/clk
    SLICE_X38Y85         FDRE                                         r  D2/button_ff1_reg/C

Slack:                    inf
  Source:                 transmit
                            (input port)
  Destination:            D1/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.477ns (45.275%)  route 1.785ns (54.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  transmit (IN)
                         net (fo=0)                   0.000     0.000    transmit
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  transmit_IBUF_inst/O
                         net (fo=1, routed)           1.785     3.261    D1/transmit_IBUF
    SLICE_X38Y82         FDRE                                         r  D1/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.510     4.933    D1/clk
    SLICE_X38Y82         FDRE                                         r  D1/button_ff1_reg/C

Slack:                    inf
  Source:                 DIP_button
                            (input port)
  Destination:            D3/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.670ns  (logic 1.467ns (54.966%)  route 1.202ns (45.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  DIP_button (IN)
                         net (fo=0)                   0.000     0.000    DIP_button
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  DIP_button_IBUF_inst/O
                         net (fo=1, routed)           1.202     2.670    D3/DIP_button_IBUF
    SLICE_X9Y83          FDRE                                         r  D3/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.517     4.940    D3/clk
    SLICE_X9Y83          FDRE                                         r  D3/button_ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIP_button
                            (input port)
  Destination:            D3/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.235ns (31.109%)  route 0.521ns (68.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  DIP_button (IN)
                         net (fo=0)                   0.000     0.000    DIP_button
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  DIP_button_IBUF_inst/O
                         net (fo=1, routed)           0.521     0.757    D3/DIP_button_IBUF
    SLICE_X9Y83          FDRE                                         r  D3/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.839     2.004    D3/clk
    SLICE_X9Y83          FDRE                                         r  D3/button_ff1_reg/C

Slack:                    inf
  Source:                 transmit
                            (input port)
  Destination:            D1/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.244ns (22.906%)  route 0.823ns (77.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  transmit (IN)
                         net (fo=0)                   0.000     0.000    transmit
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  transmit_IBUF_inst/O
                         net (fo=1, routed)           0.823     1.067    D1/transmit_IBUF
    SLICE_X38Y82         FDRE                                         r  D1/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.997    D1/clk
    SLICE_X38Y82         FDRE                                         r  D1/button_ff1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            D2/button_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.605%)  route 0.920ns (78.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.920     1.174    D2/rst_IBUF
    SLICE_X38Y85         FDRE                                         r  D2/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.835     2.000    D2/clk
    SLICE_X38Y85         FDRE                                         r  D2/button_ff1_reg/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            M2/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.247ns (19.195%)  route 1.042ns (80.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch2_IBUF_inst/O
                         net (fo=3, routed)           1.042     1.289    M2/led_OBUF[1]
    SLICE_X30Y80         FDRE                                         r  M2/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.997    M2/clk
    SLICE_X30Y80         FDRE                                         r  M2/next_state_reg[1]/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            M2/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.292ns (22.318%)  route 1.018ns (77.682%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switch2_IBUF_inst/O
                         net (fo=3, routed)           1.018     1.265    M2/led_OBUF[1]
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.310 r  M2/next_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.310    M2/next_state[0]_i_1__1_n_0
    SLICE_X28Y86         FDRE                                         r  M2/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.837     2.002    M2/clk
    SLICE_X28Y86         FDRE                                         r  M2/next_state_reg[0]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            DIP/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.287ns (19.418%)  route 1.191ns (80.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.191     1.436    DIP/led_OBUF[1]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.042     1.478 r  DIP/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.478    DIP/next_state[1]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.825     1.990    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[1]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            DIP/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.290ns (19.581%)  route 1.191ns (80.419%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch4_IBUF_inst/O
                         net (fo=30, routed)          1.191     1.436    DIP/led_OBUF[1]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.481 r  DIP/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.481    DIP/next_state[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.825     1.990    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/next_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DIP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.299ns (19.486%)  route 1.234ns (80.514%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.234     1.487    DIP/rst_IBUF
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.532 r  DIP/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.532    DIP/state[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.825     1.990    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DIP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.299ns (19.486%)  route 1.234ns (80.514%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.234     1.487    DIP/rst_IBUF
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.532 r  DIP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.532    DIP/state[1]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.825     1.990    DIP/clk
    SLICE_X36Y75         FDRE                                         r  DIP/state_reg[1]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            R1/RxD_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.257ns (13.713%)  route 1.620ns (86.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           1.620     1.878    R1/RxD_IBUF
    SLICE_X52Y77         FDRE                                         r  R1/RxD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.986    R1/clk
    SLICE_X52Y77         FDRE                                         r  R1/RxD_in_reg/C





