GAL Shared_Memory_5_flat {
	array [5] OwnMemAcc = (0, 0, 0, 0, 0) ;
	array [5] Queue = (0, 0, 0, 0, 0) ;
	array [5] Memory = (1, 1, 1, 1, 1) ;
	array [5] Active = (1, 1, 1, 1, 1) ;
	array [25] Ext_Mem_Acc = (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0) ;
	array [1] Ext_Bus = (1) ;

	transition Begin_Own_Acc_0 [Active [0] >= 1] {
		Active [0] = Active [0] - 1 ;
		OwnMemAcc [0] = OwnMemAcc [0] + 1 ;
	}

	transition Begin_Own_Acc_1 [Active [1] >= 1] {
		Active [1] = Active [1] - 1 ;
		OwnMemAcc [1] = OwnMemAcc [1] + 1 ;
	}

	transition Begin_Own_Acc_2 [Active [2] >= 1] {
		Active [2] = Active [2] - 1 ;
		OwnMemAcc [2] = OwnMemAcc [2] + 1 ;
	}

	transition Begin_Own_Acc_3 [Active [3] >= 1] {
		Active [3] = Active [3] - 1 ;
		OwnMemAcc [3] = OwnMemAcc [3] + 1 ;
	}

	transition Begin_Own_Acc_4 [Active [4] >= 1] {
		Active [4] = Active [4] - 1 ;
		OwnMemAcc [4] = OwnMemAcc [4] + 1 ;
	}

	transition Req_Ext_Acc_0 [Active [0] >= 1] {
		Active [0] = Active [0] - 1 ;
		Queue [0] = Queue [0] + 1 ;
	}

	transition Req_Ext_Acc_1 [Active [1] >= 1] {
		Active [1] = Active [1] - 1 ;
		Queue [1] = Queue [1] + 1 ;
	}

	transition Req_Ext_Acc_2 [Active [2] >= 1] {
		Active [2] = Active [2] - 1 ;
		Queue [2] = Queue [2] + 1 ;
	}

	transition Req_Ext_Acc_3 [Active [3] >= 1] {
		Active [3] = Active [3] - 1 ;
		Queue [3] = Queue [3] + 1 ;
	}

	transition Req_Ext_Acc_4 [Active [4] >= 1] {
		Active [4] = Active [4] - 1 ;
		Queue [4] = Queue [4] + 1 ;
	}

	transition End_Ext_Acc_0_0 [Ext_Mem_Acc [0] >= 1] {
		Ext_Mem_Acc [0] = Ext_Mem_Acc [0] - 1 ;
		Active [0] = Active [0] + 1 ;
		Memory [0] = Memory [0] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_0_1 [Ext_Mem_Acc [1] >= 1] {
		Ext_Mem_Acc [1] = Ext_Mem_Acc [1] - 1 ;
		Active [0] = Active [0] + 1 ;
		Memory [1] = Memory [1] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_0_2 [Ext_Mem_Acc [2] >= 1] {
		Ext_Mem_Acc [2] = Ext_Mem_Acc [2] - 1 ;
		Active [0] = Active [0] + 1 ;
		Memory [2] = Memory [2] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_0_3 [Ext_Mem_Acc [3] >= 1] {
		Ext_Mem_Acc [3] = Ext_Mem_Acc [3] - 1 ;
		Active [0] = Active [0] + 1 ;
		Memory [3] = Memory [3] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_0_4 [Ext_Mem_Acc [4] >= 1] {
		Ext_Mem_Acc [4] = Ext_Mem_Acc [4] - 1 ;
		Active [0] = Active [0] + 1 ;
		Memory [4] = Memory [4] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_1_0 [Ext_Mem_Acc [5] >= 1] {
		Ext_Mem_Acc [5] = Ext_Mem_Acc [5] - 1 ;
		Active [1] = Active [1] + 1 ;
		Memory [0] = Memory [0] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_1_1 [Ext_Mem_Acc [6] >= 1] {
		Ext_Mem_Acc [6] = Ext_Mem_Acc [6] - 1 ;
		Active [1] = Active [1] + 1 ;
		Memory [1] = Memory [1] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_1_2 [Ext_Mem_Acc [7] >= 1] {
		Ext_Mem_Acc [7] = Ext_Mem_Acc [7] - 1 ;
		Active [1] = Active [1] + 1 ;
		Memory [2] = Memory [2] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_1_3 [Ext_Mem_Acc [8] >= 1] {
		Ext_Mem_Acc [8] = Ext_Mem_Acc [8] - 1 ;
		Active [1] = Active [1] + 1 ;
		Memory [3] = Memory [3] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_1_4 [Ext_Mem_Acc [9] >= 1] {
		Ext_Mem_Acc [9] = Ext_Mem_Acc [9] - 1 ;
		Active [1] = Active [1] + 1 ;
		Memory [4] = Memory [4] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_2_0 [Ext_Mem_Acc [10] >= 1] {
		Ext_Mem_Acc [10] = Ext_Mem_Acc [10] - 1 ;
		Active [2] = Active [2] + 1 ;
		Memory [0] = Memory [0] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_2_1 [Ext_Mem_Acc [11] >= 1] {
		Ext_Mem_Acc [11] = Ext_Mem_Acc [11] - 1 ;
		Active [2] = Active [2] + 1 ;
		Memory [1] = Memory [1] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_2_2 [Ext_Mem_Acc [12] >= 1] {
		Ext_Mem_Acc [12] = Ext_Mem_Acc [12] - 1 ;
		Active [2] = Active [2] + 1 ;
		Memory [2] = Memory [2] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_2_3 [Ext_Mem_Acc [13] >= 1] {
		Ext_Mem_Acc [13] = Ext_Mem_Acc [13] - 1 ;
		Active [2] = Active [2] + 1 ;
		Memory [3] = Memory [3] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_2_4 [Ext_Mem_Acc [14] >= 1] {
		Ext_Mem_Acc [14] = Ext_Mem_Acc [14] - 1 ;
		Active [2] = Active [2] + 1 ;
		Memory [4] = Memory [4] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_3_0 [Ext_Mem_Acc [15] >= 1] {
		Ext_Mem_Acc [15] = Ext_Mem_Acc [15] - 1 ;
		Active [3] = Active [3] + 1 ;
		Memory [0] = Memory [0] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_3_1 [Ext_Mem_Acc [16] >= 1] {
		Ext_Mem_Acc [16] = Ext_Mem_Acc [16] - 1 ;
		Active [3] = Active [3] + 1 ;
		Memory [1] = Memory [1] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_3_2 [Ext_Mem_Acc [17] >= 1] {
		Ext_Mem_Acc [17] = Ext_Mem_Acc [17] - 1 ;
		Active [3] = Active [3] + 1 ;
		Memory [2] = Memory [2] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_3_3 [Ext_Mem_Acc [18] >= 1] {
		Ext_Mem_Acc [18] = Ext_Mem_Acc [18] - 1 ;
		Active [3] = Active [3] + 1 ;
		Memory [3] = Memory [3] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_3_4 [Ext_Mem_Acc [19] >= 1] {
		Ext_Mem_Acc [19] = Ext_Mem_Acc [19] - 1 ;
		Active [3] = Active [3] + 1 ;
		Memory [4] = Memory [4] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_4_0 [Ext_Mem_Acc [20] >= 1] {
		Ext_Mem_Acc [20] = Ext_Mem_Acc [20] - 1 ;
		Active [4] = Active [4] + 1 ;
		Memory [0] = Memory [0] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_4_1 [Ext_Mem_Acc [21] >= 1] {
		Ext_Mem_Acc [21] = Ext_Mem_Acc [21] - 1 ;
		Active [4] = Active [4] + 1 ;
		Memory [1] = Memory [1] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_4_2 [Ext_Mem_Acc [22] >= 1] {
		Ext_Mem_Acc [22] = Ext_Mem_Acc [22] - 1 ;
		Active [4] = Active [4] + 1 ;
		Memory [2] = Memory [2] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_4_3 [Ext_Mem_Acc [23] >= 1] {
		Ext_Mem_Acc [23] = Ext_Mem_Acc [23] - 1 ;
		Active [4] = Active [4] + 1 ;
		Memory [3] = Memory [3] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Ext_Acc_4_4 [Ext_Mem_Acc [24] >= 1] {
		Ext_Mem_Acc [24] = Ext_Mem_Acc [24] - 1 ;
		Active [4] = Active [4] + 1 ;
		Memory [4] = Memory [4] + 1 ;
		Ext_Bus [0] = Ext_Bus [0] + 1 ;
	}

	transition End_Own_Acc_0_0 [OwnMemAcc [0] >= 1 && Memory [0] >= 1] {
		OwnMemAcc [0] = OwnMemAcc [0] - 1 ;
		Active [0] = Active [0] + 1 ;
	}

	transition End_Own_Acc_1_1 [OwnMemAcc [1] >= 1 && Memory [1] >= 1] {
		OwnMemAcc [1] = OwnMemAcc [1] - 1 ;
		Active [1] = Active [1] + 1 ;
	}

	transition End_Own_Acc_2_2 [OwnMemAcc [2] >= 1 && Memory [2] >= 1] {
		OwnMemAcc [2] = OwnMemAcc [2] - 1 ;
		Active [2] = Active [2] + 1 ;
	}

	transition End_Own_Acc_3_3 [OwnMemAcc [3] >= 1 && Memory [3] >= 1] {
		OwnMemAcc [3] = OwnMemAcc [3] - 1 ;
		Active [3] = Active [3] + 1 ;
	}

	transition End_Own_Acc_4_4 [OwnMemAcc [4] >= 1 && Memory [4] >= 1] {
		OwnMemAcc [4] = OwnMemAcc [4] - 1 ;
		Active [4] = Active [4] + 1 ;
	}

	transition Begin_Ext_Acc_0_1 [Ext_Bus [0] >= 1 && Memory [0] >= 1 && Queue [1] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [0] = Memory [0] - 1 ;
		Queue [1] = Queue [1] - 1 ;
		Ext_Mem_Acc [5] = Ext_Mem_Acc [5] + 1 ;
	}

	transition Begin_Ext_Acc_0_2 [Ext_Bus [0] >= 1 && Memory [0] >= 1 && Queue [2] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [0] = Memory [0] - 1 ;
		Queue [2] = Queue [2] - 1 ;
		Ext_Mem_Acc [10] = Ext_Mem_Acc [10] + 1 ;
	}

	transition Begin_Ext_Acc_0_3 [Ext_Bus [0] >= 1 && Memory [0] >= 1 && Queue [3] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [0] = Memory [0] - 1 ;
		Queue [3] = Queue [3] - 1 ;
		Ext_Mem_Acc [15] = Ext_Mem_Acc [15] + 1 ;
	}

	transition Begin_Ext_Acc_0_4 [Ext_Bus [0] >= 1 && Memory [0] >= 1 && Queue [4] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [0] = Memory [0] - 1 ;
		Queue [4] = Queue [4] - 1 ;
		Ext_Mem_Acc [20] = Ext_Mem_Acc [20] + 1 ;
	}

	transition Begin_Ext_Acc_1_0 [Ext_Bus [0] >= 1 && Memory [1] >= 1 && Queue [0] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [1] = Memory [1] - 1 ;
		Queue [0] = Queue [0] - 1 ;
		Ext_Mem_Acc [1] = Ext_Mem_Acc [1] + 1 ;
	}

	transition Begin_Ext_Acc_1_2 [Ext_Bus [0] >= 1 && Memory [1] >= 1 && Queue [2] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [1] = Memory [1] - 1 ;
		Queue [2] = Queue [2] - 1 ;
		Ext_Mem_Acc [11] = Ext_Mem_Acc [11] + 1 ;
	}

	transition Begin_Ext_Acc_1_3 [Ext_Bus [0] >= 1 && Memory [1] >= 1 && Queue [3] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [1] = Memory [1] - 1 ;
		Queue [3] = Queue [3] - 1 ;
		Ext_Mem_Acc [16] = Ext_Mem_Acc [16] + 1 ;
	}

	transition Begin_Ext_Acc_1_4 [Ext_Bus [0] >= 1 && Memory [1] >= 1 && Queue [4] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [1] = Memory [1] - 1 ;
		Queue [4] = Queue [4] - 1 ;
		Ext_Mem_Acc [21] = Ext_Mem_Acc [21] + 1 ;
	}

	transition Begin_Ext_Acc_2_0 [Ext_Bus [0] >= 1 && Memory [2] >= 1 && Queue [0] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [2] = Memory [2] - 1 ;
		Queue [0] = Queue [0] - 1 ;
		Ext_Mem_Acc [2] = Ext_Mem_Acc [2] + 1 ;
	}

	transition Begin_Ext_Acc_2_1 [Ext_Bus [0] >= 1 && Memory [2] >= 1 && Queue [1] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [2] = Memory [2] - 1 ;
		Queue [1] = Queue [1] - 1 ;
		Ext_Mem_Acc [7] = Ext_Mem_Acc [7] + 1 ;
	}

	transition Begin_Ext_Acc_2_3 [Ext_Bus [0] >= 1 && Memory [2] >= 1 && Queue [3] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [2] = Memory [2] - 1 ;
		Queue [3] = Queue [3] - 1 ;
		Ext_Mem_Acc [17] = Ext_Mem_Acc [17] + 1 ;
	}

	transition Begin_Ext_Acc_2_4 [Ext_Bus [0] >= 1 && Memory [2] >= 1 && Queue [4] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [2] = Memory [2] - 1 ;
		Queue [4] = Queue [4] - 1 ;
		Ext_Mem_Acc [22] = Ext_Mem_Acc [22] + 1 ;
	}

	transition Begin_Ext_Acc_3_0 [Ext_Bus [0] >= 1 && Memory [3] >= 1 && Queue [0] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [3] = Memory [3] - 1 ;
		Queue [0] = Queue [0] - 1 ;
		Ext_Mem_Acc [3] = Ext_Mem_Acc [3] + 1 ;
	}

	transition Begin_Ext_Acc_3_1 [Ext_Bus [0] >= 1 && Memory [3] >= 1 && Queue [1] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [3] = Memory [3] - 1 ;
		Queue [1] = Queue [1] - 1 ;
		Ext_Mem_Acc [8] = Ext_Mem_Acc [8] + 1 ;
	}

	transition Begin_Ext_Acc_3_2 [Ext_Bus [0] >= 1 && Memory [3] >= 1 && Queue [2] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [3] = Memory [3] - 1 ;
		Queue [2] = Queue [2] - 1 ;
		Ext_Mem_Acc [13] = Ext_Mem_Acc [13] + 1 ;
	}

	transition Begin_Ext_Acc_3_4 [Ext_Bus [0] >= 1 && Memory [3] >= 1 && Queue [4] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [3] = Memory [3] - 1 ;
		Queue [4] = Queue [4] - 1 ;
		Ext_Mem_Acc [23] = Ext_Mem_Acc [23] + 1 ;
	}

	transition Begin_Ext_Acc_4_0 [Ext_Bus [0] >= 1 && Memory [4] >= 1 && Queue [0] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [4] = Memory [4] - 1 ;
		Queue [0] = Queue [0] - 1 ;
		Ext_Mem_Acc [4] = Ext_Mem_Acc [4] + 1 ;
	}

	transition Begin_Ext_Acc_4_1 [Ext_Bus [0] >= 1 && Memory [4] >= 1 && Queue [1] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [4] = Memory [4] - 1 ;
		Queue [1] = Queue [1] - 1 ;
		Ext_Mem_Acc [9] = Ext_Mem_Acc [9] + 1 ;
	}

	transition Begin_Ext_Acc_4_2 [Ext_Bus [0] >= 1 && Memory [4] >= 1 && Queue [2] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [4] = Memory [4] - 1 ;
		Queue [2] = Queue [2] - 1 ;
		Ext_Mem_Acc [14] = Ext_Mem_Acc [14] + 1 ;
	}

	transition Begin_Ext_Acc_4_3 [Ext_Bus [0] >= 1 && Memory [4] >= 1 && Queue [3] >= 1] {
		Ext_Bus [0] = Ext_Bus [0] - 1 ;
		Memory [4] = Memory [4] - 1 ;
		Queue [3] = Queue [3] - 1 ;
		Ext_Mem_Acc [19] = Ext_Mem_Acc [19] + 1 ;
	}
	TRANSIENT = false ;
}