$date
	Tue Feb  3 21:56:07 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_xor $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 ! y $end
$var wire 1 * z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z*
z)
0(
1'
0&
1%
1$
0#
0"
0!
$end
#10
1)
1!
0$
1"
#30
z(
0%
0!
0*
1#
#40
