Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:47:13 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.593        0.000                      0                45564        0.023        0.000                      0                45564        2.927        0.000                       0                 17988  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.593        0.000                      0                45564        0.023        0.000                      0                45564        2.927        0.000                       0                 17988  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.785ns (33.135%)  route 3.602ns (66.865%))
  Logic Levels:           23  (LUT4=1 LUT6=22)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y75         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=137, routed)         0.433     0.565    fsm0/out_reg_n_0_[0]
    SLICE_X19Y79         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     0.713 r  fsm0/out[0]_i_3__4/O
                         net (fo=10, routed)          0.222     0.935    fsm0/out[0]_i_3__4_n_0
    SLICE_X19Y76         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.035 f  fsm0/out[6]_i_58/O
                         net (fo=7, routed)           0.127     1.162    fsm0/fsm0_in1041830_out
    SLICE_X18Y76         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     1.261 r  fsm0/out[2]_i_26/O
                         net (fo=1, routed)           0.155     1.416    fsm0/out[2]_i_26_n_0
    SLICE_X19Y75         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     1.478 r  fsm0/out[2]_i_25/O
                         net (fo=1, routed)           0.051     1.529    fsm0/out[2]_i_25_n_0
    SLICE_X19Y75         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.645 r  fsm0/out[2]_i_24/O
                         net (fo=1, routed)           0.057     1.702    fsm0/out[2]_i_24_n_0
    SLICE_X19Y75         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.768 r  fsm0/out[2]_i_23/O
                         net (fo=1, routed)           0.171     1.939    fsm0/out[2]_i_23_n_0
    SLICE_X20Y76         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     2.005 r  fsm0/out[2]_i_22/O
                         net (fo=1, routed)           0.098     2.103    fsm0/out[2]_i_22_n_0
    SLICE_X21Y76         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     2.167 r  fsm0/out[2]_i_21/O
                         net (fo=1, routed)           0.103     2.270    fsm0/out[2]_i_21_n_0
    SLICE_X21Y77         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.309 r  fsm0/out[2]_i_20/O
                         net (fo=1, routed)           0.101     2.410    fsm0/out[2]_i_20_n_0
    SLICE_X22Y77         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     2.449 r  fsm0/out[2]_i_19/O
                         net (fo=1, routed)           0.155     2.604    fsm0/out[2]_i_19_n_0
    SLICE_X23Y79         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.667 r  fsm0/out[2]_i_18/O
                         net (fo=1, routed)           0.113     2.780    fsm0/out[2]_i_18_n_0
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.844 r  fsm0/out[2]_i_17/O
                         net (fo=1, routed)           0.100     2.944    fsm0/out[2]_i_17_n_0
    SLICE_X25Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.984 r  fsm0/out[2]_i_16/O
                         net (fo=1, routed)           0.114     3.098    fsm0/out[2]_i_16_n_0
    SLICE_X25Y77         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.198 r  fsm0/out[2]_i_15/O
                         net (fo=1, routed)           0.157     3.355    fsm0/out[2]_i_15_n_0
    SLICE_X24Y74         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     3.394 r  fsm0/out[2]_i_14/O
                         net (fo=1, routed)           0.161     3.555    fsm0/out[2]_i_14_n_0
    SLICE_X22Y74         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     3.618 r  fsm0/out[2]_i_13/O
                         net (fo=1, routed)           0.102     3.720    fsm0/out[2]_i_13_n_0
    SLICE_X22Y73         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     3.784 r  fsm0/out[2]_i_12/O
                         net (fo=1, routed)           0.105     3.889    fsm0/out[2]_i_12_n_0
    SLICE_X21Y73         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.927 r  fsm0/out[2]_i_11/O
                         net (fo=1, routed)           0.222     4.149    fsm0/out[2]_i_11_n_0
    SLICE_X19Y73         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     4.211 r  fsm0/out[2]_i_10/O
                         net (fo=1, routed)           0.210     4.421    fsm0/out[2]_i_10_n_0
    SLICE_X17Y73         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     4.535 r  fsm0/out[2]_i_7/O
                         net (fo=1, routed)           0.051     4.586    fsm0/out[2]_i_7_n_0
    SLICE_X17Y73         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.650 r  fsm0/out[2]_i_6/O
                         net (fo=1, routed)           0.158     4.808    fsm0/out[2]_i_6_n_0
    SLICE_X17Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.872 r  fsm0/out[2]_i_3/O
                         net (fo=1, routed)           0.107     4.979    fsm0/out[2]_i_3_n_0
    SLICE_X17Y76         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.095 r  fsm0/out[2]_i_2__2/O
                         net (fo=1, routed)           0.329     5.424    fsm0/out[2]_i_2__2_n_0
    SLICE_X18Y77         FDRE                                         r  fsm0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.025     7.025    fsm0/clk
    SLICE_X18Y77         FDRE                                         r  fsm0/out_reg[2]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X18Y77         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    fsm0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.671ns (31.164%)  route 3.691ns (68.836%))
  Logic Levels:           24  (LUT2=1 LUT6=23)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y75         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=137, routed)         0.203     0.335    fsm0/out_reg_n_0_[0]
    SLICE_X17Y76         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.374 r  fsm0/out_mem_addr0[2]_INST_0_i_28/O
                         net (fo=34, routed)          0.312     0.686    fsm0/out_mem_addr0[2]_INST_0_i_28_n_0
    SLICE_X19Y77         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.802 f  fsm0/out[6]_i_18/O
                         net (fo=5, routed)           0.349     1.151    fsm0/fsm0_in1081826_out
    SLICE_X18Y76         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     1.329 r  fsm0/out[0]_i_22/O
                         net (fo=1, routed)           0.051     1.380    fsm0/out[0]_i_22_n_0
    SLICE_X18Y76         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.496 r  fsm0/out[0]_i_21/O
                         net (fo=1, routed)           0.111     1.607    fsm0/out[0]_i_21_n_0
    SLICE_X18Y75         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     1.646 r  fsm0/out[0]_i_20/O
                         net (fo=1, routed)           0.102     1.748    fsm0/out[0]_i_20_n_0
    SLICE_X18Y74         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     1.812 r  fsm0/out[0]_i_19/O
                         net (fo=1, routed)           0.246     2.058    fsm0/out[0]_i_19_n_0
    SLICE_X20Y74         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.120 r  fsm0/out[0]_i_18/O
                         net (fo=1, routed)           0.049     2.169    fsm0/out[0]_i_18_n_0
    SLICE_X20Y74         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     2.207 r  fsm0/out[0]_i_17/O
                         net (fo=1, routed)           0.146     2.353    fsm0/out[0]_i_17_n_0
    SLICE_X21Y75         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     2.416 r  fsm0/out[0]_i_16/O
                         net (fo=1, routed)           0.051     2.467    fsm0/out[0]_i_16_n_0
    SLICE_X21Y75         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     2.583 r  fsm0/out[0]_i_15/O
                         net (fo=1, routed)           0.212     2.795    fsm0/out[0]_i_15_n_0
    SLICE_X22Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     2.835 r  fsm0/out[0]_i_14/O
                         net (fo=1, routed)           0.164     2.999    fsm0/out[0]_i_14_n_0
    SLICE_X24Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     3.040 r  fsm0/out[0]_i_13/O
                         net (fo=1, routed)           0.099     3.139    fsm0/out[0]_i_13_n_0
    SLICE_X25Y77         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.179 r  fsm0/out[0]_i_12/O
                         net (fo=1, routed)           0.096     3.275    fsm0/out[0]_i_12_n_0
    SLICE_X25Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     3.338 r  fsm0/out[0]_i_11/O
                         net (fo=1, routed)           0.110     3.448    fsm0/out[0]_i_11_n_0
    SLICE_X23Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.488 r  fsm0/out[0]_i_10/O
                         net (fo=1, routed)           0.160     3.648    fsm0/out[0]_i_10_n_0
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.686 r  fsm0/out[0]_i_9/O
                         net (fo=1, routed)           0.053     3.739    fsm0/out[0]_i_9_n_0
    SLICE_X22Y74         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.779 r  fsm0/out[0]_i_8/O
                         net (fo=1, routed)           0.169     3.948    fsm0/out[0]_i_8_n_0
    SLICE_X21Y74         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.987 r  fsm0/out[0]_i_7/O
                         net (fo=1, routed)           0.097     4.084    fsm0/out[0]_i_7_n_0
    SLICE_X21Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.147 r  fsm0/out[0]_i_6/O
                         net (fo=1, routed)           0.168     4.315    fsm0/out[0]_i_6_n_0
    SLICE_X19Y73         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     4.415 r  fsm0/out[0]_i_5/O
                         net (fo=1, routed)           0.108     4.523    fsm0/out[0]_i_5_n_0
    SLICE_X18Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.563 r  fsm0/out[0]_i_4/O
                         net (fo=1, routed)           0.259     4.822    fsm0/out[0]_i_4_n_0
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.863 r  fsm0/out[0]_i_3/O
                         net (fo=1, routed)           0.099     4.962    fsm0/out[0]_i_3_n_0
    SLICE_X16Y74         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     5.024 r  fsm0/out[0]_i_2__0/O
                         net (fo=1, routed)           0.102     5.126    fsm0/out[0]_i_2__0_n_0
    SLICE_X16Y75         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.224 r  fsm0/out[0]_i_1__1786/O
                         net (fo=1, routed)           0.175     5.399    fsm0/out[0]_i_1__1786_n_0
    SLICE_X16Y75         FDRE                                         r  fsm0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.026     7.026    fsm0/clk
    SLICE_X16Y75         FDRE                                         r  fsm0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y75         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.521ns (28.612%)  route 3.795ns (71.388%))
  Logic Levels:           24  (LUT2=1 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y75         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=137, routed)         0.203     0.335    fsm0/out_reg_n_0_[0]
    SLICE_X17Y76         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.374 r  fsm0/out_mem_addr0[2]_INST_0_i_28/O
                         net (fo=34, routed)          0.312     0.686    fsm0/out_mem_addr0[2]_INST_0_i_28_n_0
    SLICE_X19Y77         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.802 f  fsm0/out[6]_i_18/O
                         net (fo=5, routed)           0.342     1.144    fsm0/fsm0_in1081826_out
    SLICE_X18Y76         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.320 r  fsm0/out[1]_i_22/O
                         net (fo=1, routed)           0.101     1.421    fsm0/out[1]_i_22_n_0
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.460 r  fsm0/out[1]_i_21/O
                         net (fo=1, routed)           0.158     1.618    fsm0/out[1]_i_21_n_0
    SLICE_X19Y76         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.656 r  fsm0/out[1]_i_20/O
                         net (fo=1, routed)           0.054     1.710    fsm0/out[1]_i_20_n_0
    SLICE_X19Y76         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.827 r  fsm0/out[1]_i_19/O
                         net (fo=1, routed)           0.168     1.995    fsm0/out[1]_i_19_n_0
    SLICE_X20Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.034 r  fsm0/out[1]_i_18/O
                         net (fo=1, routed)           0.105     2.139    fsm0/out[1]_i_18_n_0
    SLICE_X20Y77         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     2.180 r  fsm0/out[1]_i_17/O
                         net (fo=1, routed)           0.106     2.286    fsm0/out[1]_i_17_n_0
    SLICE_X22Y77         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     2.324 r  fsm0/out[1]_i_16/O
                         net (fo=1, routed)           0.051     2.375    fsm0/out[1]_i_16_n_0
    SLICE_X22Y77         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     2.439 r  fsm0/out[1]_i_15/O
                         net (fo=1, routed)           0.206     2.645    fsm0/out[1]_i_15_n_0
    SLICE_X23Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.709 r  fsm0/out[1]_i_14/O
                         net (fo=1, routed)           0.158     2.867    fsm0/out[1]_i_14_n_0
    SLICE_X23Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.931 r  fsm0/out[1]_i_13/O
                         net (fo=1, routed)           0.107     3.038    fsm0/out[1]_i_13_n_0
    SLICE_X24Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     3.077 r  fsm0/out[1]_i_12/O
                         net (fo=1, routed)           0.102     3.179    fsm0/out[1]_i_12_n_0
    SLICE_X24Y79         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     3.241 r  fsm0/out[1]_i_11/O
                         net (fo=1, routed)           0.113     3.354    fsm0/out[1]_i_11_n_0
    SLICE_X24Y77         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     3.418 r  fsm0/out[1]_i_10/O
                         net (fo=1, routed)           0.166     3.584    fsm0/out[1]_i_10_n_0
    SLICE_X23Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.624 r  fsm0/out[1]_i_9/O
                         net (fo=1, routed)           0.150     3.774    fsm0/out[1]_i_9_n_0
    SLICE_X22Y74         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.812 r  fsm0/out[1]_i_8/O
                         net (fo=1, routed)           0.155     3.967    fsm0/out[1]_i_8_n_0
    SLICE_X21Y73         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.031 r  fsm0/out[1]_i_7/O
                         net (fo=1, routed)           0.102     4.133    fsm0/out[1]_i_7_n_0
    SLICE_X20Y73         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.174 r  fsm0/out[1]_i_6/O
                         net (fo=1, routed)           0.176     4.350    fsm0/out[1]_i_6_n_0
    SLICE_X18Y73         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     4.413 r  fsm0/out[1]_i_5/O
                         net (fo=1, routed)           0.202     4.615    fsm0/out[1]_i_5_n_0
    SLICE_X16Y73         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.654 r  fsm0/out[1]_i_4/O
                         net (fo=1, routed)           0.107     4.761    fsm0/out[1]_i_4_n_0
    SLICE_X16Y74         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     4.825 r  fsm0/out[1]_i_3/O
                         net (fo=1, routed)           0.100     4.925    fsm0/out[1]_i_3_n_0
    SLICE_X16Y74         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     4.963 r  fsm0/out[1]_i_2__63/O
                         net (fo=1, routed)           0.154     5.117    fsm0/out[1]_i_2__63_n_0
    SLICE_X17Y74         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     5.156 r  fsm0/out[1]_i_1__92/O
                         net (fo=1, routed)           0.197     5.353    fsm0/out[1]_i_1__92_n_0
    SLICE_X17Y76         FDRE                                         r  fsm0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.025     7.025    fsm0/clk
    SLICE_X17Y76         FDRE                                         r  fsm0/out_reg[1]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y76         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    fsm0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.653ns (31.248%)  route 3.637ns (68.752%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT6=21)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y75         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=137, routed)         0.312     0.444    fsm0/out_reg_n_0_[0]
    SLICE_X17Y77         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.091     0.535 r  fsm0/out_mem_addr0[2]_INST_0_i_26/O
                         net (fo=24, routed)          0.335     0.870    fsm0/out_mem_addr0[2]_INST_0_i_26_n_0
    SLICE_X19Y76         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     0.910 r  fsm0/out[6]_i_59/O
                         net (fo=7, routed)           0.248     1.158    fsm0/fsm0_in103
    SLICE_X19Y75         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.306 r  fsm0/out[5]_i_21/O
                         net (fo=1, routed)           0.114     1.420    fsm0/out[5]_i_21_n_0
    SLICE_X18Y75         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     1.568 r  fsm0/out[5]_i_20/O
                         net (fo=1, routed)           0.051     1.619    fsm0/out[5]_i_20_n_0
    SLICE_X18Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.657 r  fsm0/out[5]_i_19/O
                         net (fo=1, routed)           0.116     1.773    fsm0/out[5]_i_19_n_0
    SLICE_X19Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.839 r  fsm0/out[5]_i_18/O
                         net (fo=1, routed)           0.122     1.961    fsm0/out[5]_i_18_n_0
    SLICE_X20Y74         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     2.002 r  fsm0/out[5]_i_17/O
                         net (fo=1, routed)           0.120     2.122    fsm0/out[5]_i_17_n_0
    SLICE_X21Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.300 r  fsm0/out[5]_i_16/O
                         net (fo=1, routed)           0.158     2.458    fsm0/out[5]_i_16_n_0
    SLICE_X22Y76         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     2.498 r  fsm0/out[5]_i_15/O
                         net (fo=1, routed)           0.150     2.648    fsm0/out[5]_i_15_n_0
    SLICE_X23Y77         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.711 r  fsm0/out[5]_i_14/O
                         net (fo=1, routed)           0.159     2.870    fsm0/out[5]_i_14_n_0
    SLICE_X24Y78         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     2.933 r  fsm0/out[5]_i_13/O
                         net (fo=1, routed)           0.107     3.040    fsm0/out[5]_i_13_n_0
    SLICE_X24Y78         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     3.102 r  fsm0/out[5]_i_12/O
                         net (fo=1, routed)           0.049     3.151    fsm0/out[5]_i_12_n_0
    SLICE_X24Y78         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     3.189 r  fsm0/out[5]_i_11/O
                         net (fo=1, routed)           0.098     3.287    fsm0/out[5]_i_11_n_0
    SLICE_X24Y77         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     3.349 r  fsm0/out[5]_i_10/O
                         net (fo=1, routed)           0.158     3.507    fsm0/out[5]_i_10_n_0
    SLICE_X23Y75         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     3.607 r  fsm0/out[5]_i_9/O
                         net (fo=1, routed)           0.210     3.817    fsm0/out[5]_i_9_n_0
    SLICE_X22Y73         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     3.879 r  fsm0/out[5]_i_8/O
                         net (fo=1, routed)           0.101     3.980    fsm0/out[5]_i_8_n_0
    SLICE_X21Y73         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     4.019 r  fsm0/out[5]_i_7/O
                         net (fo=1, routed)           0.175     4.194    fsm0/out[5]_i_7_n_0
    SLICE_X20Y73         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     4.232 r  fsm0/out[5]_i_6/O
                         net (fo=1, routed)           0.175     4.407    fsm0/out[5]_i_6_n_0
    SLICE_X18Y73         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     4.446 r  fsm0/out[5]_i_5/O
                         net (fo=1, routed)           0.148     4.594    fsm0/out[5]_i_5_n_0
    SLICE_X17Y73         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.632 r  fsm0/out[5]_i_4/O
                         net (fo=1, routed)           0.108     4.740    fsm0/out[5]_i_4_n_0
    SLICE_X17Y74         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.778 r  fsm0/out[5]_i_3/O
                         net (fo=1, routed)           0.104     4.882    fsm0/out[5]_i_3_n_0
    SLICE_X17Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.946 r  fsm0/out[5]_i_2/O
                         net (fo=1, routed)           0.095     5.041    fsm0/out[5]_i_2_n_0
    SLICE_X16Y75         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.103 r  fsm0/out[5]_i_1__12/O
                         net (fo=1, routed)           0.224     5.327    fsm0/out[5]_i_1__12_n_0
    SLICE_X16Y77         FDRE                                         r  fsm0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.026     7.026    fsm0/clk
    SLICE_X16Y77         FDRE                                         r  fsm0/out_reg[5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y77         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    fsm0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.691ns (32.259%)  route 3.551ns (67.741%))
  Logic Levels:           24  (LUT2=1 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.036     0.036    fsm0/clk
    SLICE_X17Y76         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[1]/Q
                         net (fo=136, routed)         0.210     0.342    fsm0/out_reg_n_0_[1]
    SLICE_X17Y77         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     0.515 f  fsm0/out_mem_addr1[2]_INST_0_i_18/O
                         net (fo=13, routed)          0.328     0.843    fsm0/out_mem_addr1[2]_INST_0_i_18_n_0
    SLICE_X18Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     0.907 r  fsm0/out[6]_i_62/O
                         net (fo=4, routed)           0.179     1.086    fsm0/fsm0_in1091825_out
    SLICE_X19Y77         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     1.200 r  fsm0/out[6]_i_158/O
                         net (fo=2, routed)           0.108     1.308    fsm0/out[6]_i_158_n_0
    SLICE_X19Y76         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     1.372 r  fsm0/out[6]_i_157/O
                         net (fo=1, routed)           0.114     1.486    fsm0/out[6]_i_157_n_0
    SLICE_X19Y75         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150     1.636 r  fsm0/out[6]_i_156/O
                         net (fo=1, routed)           0.050     1.686    fsm0/out[6]_i_156_n_0
    SLICE_X19Y75         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.725 r  fsm0/out[6]_i_155/O
                         net (fo=1, routed)           0.048     1.773    fsm0/out[6]_i_155_n_0
    SLICE_X19Y75         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     1.811 r  fsm0/out[6]_i_154/O
                         net (fo=1, routed)           0.169     1.980    fsm0/out[6]_i_154_n_0
    SLICE_X20Y76         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     2.018 r  fsm0/out[6]_i_153/O
                         net (fo=1, routed)           0.155     2.173    fsm0/out[6]_i_153_n_0
    SLICE_X21Y77         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.213 r  fsm0/out[6]_i_152/O
                         net (fo=1, routed)           0.167     2.380    fsm0/out[6]_i_152_n_0
    SLICE_X22Y77         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     2.443 r  fsm0/out[6]_i_151/O
                         net (fo=1, routed)           0.150     2.593    fsm0/out[6]_i_151_n_0
    SLICE_X23Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.632 r  fsm0/out[6]_i_150/O
                         net (fo=1, routed)           0.108     2.740    fsm0/out[6]_i_150_n_0
    SLICE_X24Y79         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     2.853 r  fsm0/out[6]_i_149/O
                         net (fo=1, routed)           0.103     2.956    fsm0/out[6]_i_149_n_0
    SLICE_X24Y79         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     2.995 r  fsm0/out[6]_i_148/O
                         net (fo=1, routed)           0.158     3.153    fsm0/out[6]_i_148_n_0
    SLICE_X24Y79         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     3.251 r  fsm0/out[6]_i_147/O
                         net (fo=1, routed)           0.202     3.453    fsm0/out[6]_i_147_n_0
    SLICE_X24Y77         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     3.492 r  fsm0/out[6]_i_146/O
                         net (fo=1, routed)           0.165     3.657    fsm0/out[6]_i_146_n_0
    SLICE_X23Y75         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     3.696 r  fsm0/out[6]_i_145/O
                         net (fo=1, routed)           0.154     3.850    fsm0/out[6]_i_145_n_0
    SLICE_X21Y74         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.914 r  fsm0/out[6]_i_144/O
                         net (fo=1, routed)           0.104     4.018    fsm0/out[6]_i_144_n_0
    SLICE_X21Y74         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.056 r  fsm0/out[6]_i_143/O
                         net (fo=1, routed)           0.147     4.203    fsm0/out[6]_i_143_n_0
    SLICE_X20Y73         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     4.241 r  fsm0/out[6]_i_141/O
                         net (fo=1, routed)           0.169     4.410    fsm0/out[6]_i_141_n_0
    SLICE_X18Y73         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     4.449 r  fsm0/out[6]_i_139/O
                         net (fo=1, routed)           0.144     4.593    fsm0/out[6]_i_139_n_0
    SLICE_X17Y73         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     4.657 r  fsm0/out[6]_i_116/O
                         net (fo=1, routed)           0.101     4.758    fsm0/out[6]_i_116_n_0
    SLICE_X17Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     4.822 r  fsm0/out[6]_i_54/O
                         net (fo=1, routed)           0.154     4.976    fsm0/out[6]_i_54_n_0
    SLICE_X17Y74         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.038     5.014 r  fsm0/out[6]_i_11/O
                         net (fo=1, routed)           0.110     5.124    fsm0/out[6]_i_11_n_0
    SLICE_X17Y75         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     5.224 r  fsm0/out[6]_i_2/O
                         net (fo=1, routed)           0.054     5.278    fsm0/fsm0_in[6]
    SLICE_X17Y75         FDRE                                         r  fsm0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.025     7.025    fsm0/clk
    SLICE_X17Y75         FDRE                                         r  fsm0/out_reg[6]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y75         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    fsm0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.687ns (32.949%)  route 3.433ns (67.051%))
  Logic Levels:           24  (LUT2=1 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.036     0.036    fsm0/clk
    SLICE_X17Y76         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[1]/Q
                         net (fo=136, routed)         0.210     0.342    fsm0/out_reg_n_0_[1]
    SLICE_X17Y77         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     0.515 f  fsm0/out_mem_addr1[2]_INST_0_i_18/O
                         net (fo=13, routed)          0.328     0.843    fsm0/out_mem_addr1[2]_INST_0_i_18_n_0
    SLICE_X18Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     0.907 r  fsm0/out[6]_i_62/O
                         net (fo=4, routed)           0.179     1.086    fsm0/fsm0_in1091825_out
    SLICE_X19Y77         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     1.200 r  fsm0/out[6]_i_158/O
                         net (fo=2, routed)           0.100     1.300    fsm0/out[6]_i_158_n_0
    SLICE_X19Y76         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     1.362 r  fsm0/out[4]_i_25/O
                         net (fo=1, routed)           0.102     1.464    fsm0/out[4]_i_25_n_0
    SLICE_X19Y76         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.502 r  fsm0/out[4]_i_24/O
                         net (fo=2, routed)           0.174     1.676    fsm0/out[4]_i_24_n_0
    SLICE_X20Y75         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.717 r  fsm0/out[4]_i_23/O
                         net (fo=1, routed)           0.103     1.820    fsm0/out[4]_i_23_n_0
    SLICE_X20Y75         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     1.918 r  fsm0/out[4]_i_22/O
                         net (fo=1, routed)           0.102     2.020    fsm0/out[4]_i_22_n_0
    SLICE_X20Y76         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     2.118 r  fsm0/out[4]_i_21/O
                         net (fo=1, routed)           0.101     2.219    fsm0/out[4]_i_21_n_0
    SLICE_X21Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.282 r  fsm0/out[4]_i_20/O
                         net (fo=1, routed)           0.102     2.384    fsm0/out[4]_i_20_n_0
    SLICE_X22Y76         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     2.447 r  fsm0/out[4]_i_19/O
                         net (fo=1, routed)           0.048     2.495    fsm0/out[4]_i_19_n_0
    SLICE_X22Y76         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.534 r  fsm0/out[4]_i_18/O
                         net (fo=1, routed)           0.203     2.737    fsm0/out[4]_i_18_n_0
    SLICE_X23Y77         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     2.800 r  fsm0/out[4]_i_17/O
                         net (fo=1, routed)           0.102     2.902    fsm0/out[4]_i_17_n_0
    SLICE_X24Y77         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     2.964 r  fsm0/out[4]_i_16/O
                         net (fo=1, routed)           0.046     3.010    fsm0/out[4]_i_16_n_0
    SLICE_X24Y77         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     3.048 r  fsm0/out[4]_i_15/O
                         net (fo=1, routed)           0.150     3.198    fsm0/out[4]_i_15_n_0
    SLICE_X24Y76         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     3.260 r  fsm0/out[4]_i_14/O
                         net (fo=1, routed)           0.104     3.364    fsm0/out[4]_i_14_n_0
    SLICE_X23Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     3.462 r  fsm0/out[4]_i_13/O
                         net (fo=1, routed)           0.149     3.611    fsm0/out[4]_i_13_n_0
    SLICE_X23Y74         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     3.674 r  fsm0/out[4]_i_12/O
                         net (fo=1, routed)           0.098     3.772    fsm0/out[4]_i_12_n_0
    SLICE_X22Y74         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.811 r  fsm0/out[4]_i_11/O
                         net (fo=1, routed)           0.160     3.971    fsm0/out[4]_i_11_n_0
    SLICE_X20Y73         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.069 r  fsm0/out[4]_i_10/O
                         net (fo=1, routed)           0.116     4.185    fsm0/out[4]_i_10_n_0
    SLICE_X19Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     4.223 r  fsm0/out[4]_i_8/O
                         net (fo=1, routed)           0.106     4.329    fsm0/out[4]_i_8_n_0
    SLICE_X18Y73         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     4.368 r  fsm0/out[4]_i_6/O
                         net (fo=1, routed)           0.254     4.622    fsm0/out[4]_i_6_n_0
    SLICE_X16Y73         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     4.684 r  fsm0/out[4]_i_4/O
                         net (fo=1, routed)           0.108     4.792    fsm0/out[4]_i_4_n_0
    SLICE_X16Y75         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     4.830 r  fsm0/out[4]_i_3/O
                         net (fo=1, routed)           0.101     4.931    fsm0/out[4]_i_3_n_0
    SLICE_X16Y76         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     4.969 r  fsm0/out[4]_i_1__12/O
                         net (fo=1, routed)           0.187     5.156    fsm0/fsm0_in[4]
    SLICE_X16Y76         FDRE                                         r  fsm0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.026     7.026    fsm0/clk
    SLICE_X16Y76         FDRE                                         r  fsm0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y76         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    fsm0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_07/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.747ns (15.466%)  route 4.083ns (84.534%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y77         FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm0/out_reg[5]/Q
                         net (fo=122, routed)         0.644     0.774    fsm0/out_reg_n_0_[5]
    SLICE_X24Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     0.921 f  fsm0/out[0]_i_3__23/O
                         net (fo=6, routed)           0.118     1.039    fsm0/out[0]_i_3__23_n_0
    SLICE_X24Y79         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     1.105 r  fsm0/out[0]_i_2__74/O
                         net (fo=114, routed)         0.966     2.071    fsm0/out_reg[0]_18
    SLICE_X29Y59         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.221 f  fsm0/done_buf[0]_i_6__45/O
                         net (fo=1, routed)           0.072     2.293    fsm0/done_buf[0]_i_6__45_n_0
    SLICE_X29Y59         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     2.470 f  fsm0/done_buf[0]_i_2__20/O
                         net (fo=135, routed)         0.982     3.452    pe_07/fsm0/pe_07_top1
    SLICE_X24Y27         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.566 r  pe_07/fsm0/done_buf[1]_i_1__24/O
                         net (fo=53, routed)          1.301     4.867    pe_07/mul/out_tmp_reg/RSTP
    DSP48E2_X3Y13        DSP_OUTPUT                                   r  pe_07/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.044     7.044    pe_07/mul/out_tmp_reg/CLK
    DSP48E2_X3Y13        DSP_OUTPUT                                   r  pe_07/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y13        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    pe_07/mul/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            down_33_write/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.640ns (13.075%)  route 4.255ns (86.925%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y76         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[3]/Q
                         net (fo=142, routed)         0.469     0.599    fsm0/out_reg_n_0_[3]
    SLICE_X22Y77         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     0.714 r  fsm0/out[0]_i_3__24/O
                         net (fo=19, routed)          0.364     1.078    fsm0/out[0]_i_3__24_n_0
    SLICE_X23Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.118 f  fsm0/out[0]_i_2__44/O
                         net (fo=122, routed)         0.759     1.877    fsm0/out_reg[0]_6
    SLICE_X29Y67         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     2.028 r  fsm0/done_buf[0]_i_6__9/O
                         net (fo=1, routed)           0.132     2.160    fsm0/done_buf[0]_i_6__9_n_0
    SLICE_X29Y66         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     2.337 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.298     3.635    pe_33/fsm0/pe_33_top1
    SLICE_X8Y86          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.699 r  pe_33/fsm0/out[31]_i_1__111/O
                         net (fo=65, routed)          1.233     4.932    down_33_write/down_33_write_write_en
    SLICE_X18Y93         FDRE                                         r  down_33_write/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.024     7.024    down_33_write/clk
    SLICE_X18Y93         FDRE                                         r  down_33_write/out_reg[15]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y93         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.947    down_33_write/out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 fsm0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_07_read/out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.458ns (9.424%)  route 4.402ns (90.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y76         FDRE                                         r  fsm0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm0/out_reg[4]/Q
                         net (fo=130, routed)         1.082     1.217    fsm0/out_reg_n_0_[4]
    SLICE_X22Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.281 f  fsm0/out[0]_i_2__79/O
                         net (fo=144, routed)         0.570     1.851    fsm0/out[0]_i_2__79_n_0
    SLICE_X23Y92         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     1.999 r  fsm0/out[31]_i_3__177/O
                         net (fo=1, routed)           0.166     2.165    fsm0/out[31]_i_3__177_n_0
    SLICE_X23Y92         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     2.313 r  fsm0/out[31]_i_1__243/O
                         net (fo=33, routed)          2.584     4.897    left_07_read/left_07_read_write_en
    SLICE_X39Y26         FDRE                                         r  left_07_read/out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.026     7.026    left_07_read/clk
    SLICE_X39Y26         FDRE                                         r  left_07_read/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y26         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     6.949    left_07_read/out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 fsm0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_07_read/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.458ns (9.426%)  route 4.401ns (90.574%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.037     0.037    fsm0/clk
    SLICE_X16Y76         FDRE                                         r  fsm0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm0/out_reg[4]/Q
                         net (fo=130, routed)         1.082     1.217    fsm0/out_reg_n_0_[4]
    SLICE_X22Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.281 f  fsm0/out[0]_i_2__79/O
                         net (fo=144, routed)         0.570     1.851    fsm0/out[0]_i_2__79_n_0
    SLICE_X23Y92         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     1.999 r  fsm0/out[31]_i_3__177/O
                         net (fo=1, routed)           0.166     2.165    fsm0/out[31]_i_3__177_n_0
    SLICE_X23Y92         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     2.313 r  fsm0/out[31]_i_1__243/O
                         net (fo=33, routed)          2.583     4.896    left_07_read/left_07_read_write_en
    SLICE_X39Y26         FDRE                                         r  left_07_read/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19011, unset)        0.026     7.026    left_07_read/clk
    SLICE_X39Y26         FDRE                                         r  left_07_read/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y26         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     6.948    left_07_read/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  2.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_12_read/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            down_12_write/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    top_12_read/clk
    SLICE_X6Y32          FDRE                                         r  top_12_read/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  top_12_read/out_reg[21]/Q
                         net (fo=2, routed)           0.037     0.089    down_12_write/out_reg[21]_1
    SLICE_X6Y32          FDRE                                         r  down_12_write/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    down_12_write/clk
    SLICE_X6Y32          FDRE                                         r  down_12_write/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y32          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    down_12_write/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 left_54_read/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_54_write/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    left_54_read/clk
    SLICE_X26Y118        FDRE                                         r  left_54_read/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  left_54_read/out_reg[19]/Q
                         net (fo=2, routed)           0.052     0.104    right_54_write/out_reg[19]_1
    SLICE_X26Y118        FDRE                                         r  right_54_write/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.018     0.018    right_54_write/clk
    SLICE_X26Y118        FDRE                                         r  right_54_write/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y118        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    right_54_write/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 right_73_write/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_74_read/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    right_73_write/clk
    SLICE_X22Y158        FDRE                                         r  right_73_write/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  right_73_write/out_reg[13]/Q
                         net (fo=1, routed)           0.054     0.106    left_74_read/out_reg[13]_1
    SLICE_X23Y158        FDRE                                         r  left_74_read/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    left_74_read/clk
    SLICE_X23Y158        FDRE                                         r  left_74_read/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y158        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    left_74_read/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pe_10/mul/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul_reg/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.012     0.012    pe_10/mul/clk
    SLICE_X8Y20          FDRE                                         r  pe_10/mul/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_10/mul/out_reg[15]/Q
                         net (fo=1, routed)           0.055     0.106    pe_10/mul_reg/out_reg[31]_1[15]
    SLICE_X8Y19          FDRE                                         r  pe_10/mul_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    pe_10/mul_reg/clk
    SLICE_X8Y19          FDRE                                         r  pe_10/mul_reg/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X8Y19          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_10/mul_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 right_50_write/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_51_read/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.041ns (43.158%)  route 0.054ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.012     0.012    right_50_write/clk
    SLICE_X7Y116         FDRE                                         r  right_50_write/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  right_50_write/out_reg[17]/Q
                         net (fo=1, routed)           0.054     0.107    left_51_read/out_reg[17]_1
    SLICE_X8Y116         FDRE                                         r  left_51_read/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    left_51_read/clk
    SLICE_X8Y116         FDRE                                         r  left_51_read/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X8Y116         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    left_51_read/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 right_70_write/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_71_read/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    right_70_write/clk
    SLICE_X6Y147         FDRE                                         r  right_70_write/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y147         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  right_70_write/out_reg[10]/Q
                         net (fo=1, routed)           0.055     0.107    left_71_read/out_reg[10]_1
    SLICE_X6Y148         FDRE                                         r  left_71_read/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    left_71_read/clk
    SLICE_X6Y148         FDRE                                         r  left_71_read/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y148         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    left_71_read/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pe_04/mul/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_04/mul_reg/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.012     0.012    pe_04/mul/clk
    SLICE_X27Y12         FDRE                                         r  pe_04/mul/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  pe_04/mul/out_reg[7]/Q
                         net (fo=1, routed)           0.055     0.107    pe_04/mul_reg/out_reg[31]_1[7]
    SLICE_X26Y12         FDRE                                         r  pe_04/mul_reg/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    pe_04/mul_reg/clk
    SLICE_X26Y12         FDRE                                         r  pe_04/mul_reg/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y12         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_04/mul_reg/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pe_10/mul/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul_reg/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    pe_10/mul/clk
    SLICE_X8Y20          FDRE                                         r  pe_10/mul/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_10/mul/out_reg[9]/Q
                         net (fo=1, routed)           0.055     0.107    pe_10/mul_reg/out_reg[31]_1[9]
    SLICE_X8Y19          FDRE                                         r  pe_10/mul_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    pe_10/mul_reg/clk
    SLICE_X8Y19          FDRE                                         r  pe_10/mul_reg/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X8Y19          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_10/mul_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 right_23_write/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_24_read/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    right_23_write/clk
    SLICE_X20Y48         FDRE                                         r  right_23_write/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  right_23_write/out_reg[18]/Q
                         net (fo=1, routed)           0.055     0.107    left_24_read/out_reg[18]_0
    SLICE_X21Y48         FDRE                                         r  left_24_read/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.018     0.018    left_24_read/clk
    SLICE_X21Y48         FDRE                                         r  left_24_read/out_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y48         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    left_24_read/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 right_26_write/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_27_read/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.013     0.013    right_26_write/clk
    SLICE_X31Y51         FDRE                                         r  right_26_write/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  right_26_write/out_reg[22]/Q
                         net (fo=1, routed)           0.058     0.108    left_27_read/out_reg[22]_1
    SLICE_X32Y51         FDRE                                         r  left_27_read/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19011, unset)        0.019     0.019    left_27_read/clk
    SLICE_X32Y51         FDRE                                         r  left_27_read/out_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y51         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    left_27_read/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y24  t0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y24  t0/mem_reg_0_7_13_13/SP/CLK



