#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58605179a410 .scope module, "pc_verilog_tb" "pc_verilog_tb" 2 5;
 .timescale -9 -12;
v0x5860517b5ad0_0 .net "addr", 7 0, L_0x5860517b5fe0;  1 drivers
v0x5860517b5bd0_0 .var "clk", 0 0;
v0x5860517b5c90_0 .var "opcode", 15 0;
v0x5860517b5d30_0 .var "operand", 15 0;
v0x5860517b5dd0_0 .net "read_data", 15 0, v0x5860517b5790_0;  1 drivers
v0x5860517b5e70_0 .var "reset", 0 0;
v0x5860517b5f10_0 .var "write_data", 15 0;
E_0x58605179acd0 .event negedge, v0x5860517869c0_0;
L_0x5860517b5fe0 .part v0x5860517b5d30_0, 0, 8;
S_0x58605179a5a0 .scope module, "uut" "ram_verilog" 2 20, 3 9 0, S_0x58605179a410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x5860517825c0 .param/l "RAM_READ" 1 3 19, C4<0010>;
P_0x586051782600 .param/l "RAM_WRITE" 1 3 18, C4<0001>;
v0x586051786420_0 .net "addr", 7 0, L_0x5860517b6290;  1 drivers
v0x5860517869c0_0 .net "clk", 0 0, v0x5860517b5bd0_0;  1 drivers
v0x586051786f80_0 .net "opcode", 15 0, v0x5860517b5c90_0;  1 drivers
v0x586051787540_0 .net "operand", 15 0, v0x5860517b5d30_0;  1 drivers
v0x5860517b54c0 .array "ram_array", 0 15, 0 7;
v0x5860517b55d0_0 .net "ram_op_operation", 3 0, L_0x5860517b61f0;  1 drivers
v0x5860517b56b0_0 .net "ram_op_select", 3 0, L_0x5860517b6100;  1 drivers
v0x5860517b5790_0 .var "read_data", 15 0;
v0x5860517b5870_0 .net "reset", 0 0, v0x5860517b5e70_0;  1 drivers
v0x5860517b5930_0 .net "write_data", 15 0, v0x5860517b5f10_0;  1 drivers
E_0x5860517809f0 .event posedge, v0x5860517b5870_0, v0x5860517869c0_0;
L_0x5860517b6100 .part v0x5860517b5c90_0, 12, 4;
L_0x5860517b61f0 .part v0x5860517b5c90_0, 8, 4;
L_0x5860517b6290 .part v0x5860517b5d30_0, 0, 8;
    .scope S_0x58605179a5a0;
T_0 ;
    %wait E_0x5860517809f0;
    %load/vec4 v0x5860517b56b0_0;
    %load/vec4 v0x5860517b55d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5860517b5790_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x5860517b5930_0;
    %pad/u 8;
    %ix/getv 3, v0x586051786420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5860517b54c0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5860517b5790_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %ix/getv 4, v0x586051786420_0;
    %load/vec4a v0x5860517b54c0, 4;
    %pad/u 16;
    %assign/vec4 v0x5860517b5790_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x58605179a410;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x5860517b5bd0_0;
    %inv;
    %store/vec4 v0x5860517b5bd0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58605179a410;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5860517b5bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5860517b5e70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5860517b5e70_0, 0, 1;
    %wait E_0x58605179acd0;
    %wait E_0x58605179acd0;
    %pushi/vec4 16640, 0, 16;
    %store/vec4 v0x5860517b5c90_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5860517b5d30_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5860517b5f10_0, 0, 16;
    %wait E_0x58605179acd0;
    %pushi/vec4 16896, 0, 16;
    %store/vec4 v0x5860517b5c90_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5860517b5d30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5860517b5f10_0, 0, 16;
    %wait E_0x58605179acd0;
    %pushi/vec4 16640, 0, 16;
    %store/vec4 v0x5860517b5c90_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5860517b5d30_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x5860517b5f10_0, 0, 16;
    %wait E_0x58605179acd0;
    %pushi/vec4 16896, 0, 16;
    %store/vec4 v0x5860517b5c90_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5860517b5d30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5860517b5f10_0, 0, 16;
    %wait E_0x58605179acd0;
    %pushi/vec4 16896, 0, 16;
    %store/vec4 v0x5860517b5c90_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5860517b5d30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5860517b5f10_0, 0, 16;
    %delay 100000, 0;
    %vpi_call 2 74 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x58605179a410;
T_3 ;
    %vpi_call 2 80 "$monitor", "Time=%t | Operator=%h | Read Data=%h | Write Data=%h | Address=%h", $time, &PV<v0x5860517b5c90_0, 8, 8>, v0x5860517b5dd0_0, v0x5860517b5f10_0, v0x5860517b5ad0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_verilog_tb.v";
    "ram_verilog.v";
