// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AddWeighted (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_ready,
        ap_done,
        ap_continue,
        ap_idle,
        start_out,
        start_write,
        src1_data_stream_V_dout,
        src1_data_stream_V_empty_n,
        src1_data_stream_V_read,
        src2_data_stream_V_dout,
        src2_data_stream_V_empty_n,
        src2_data_stream_V_read,
        dst_data_stream_V_din,
        dst_data_stream_V_full_n,
        dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'b1;
parameter    ap_ST_fsm_state2 = 4'b10;
parameter    ap_ST_fsm_pp0_stage0 = 4'b100;
parameter    ap_ST_fsm_state33 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FE0000000000000 = 64'b11111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv10_2D0 = 10'b1011010000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv11_500 = 11'b10100000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_433 = 12'b10000110011;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv11_433 = 11'b10000110011;
parameter    ap_const_lv12_36 = 12'b110110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv12_8 = 12'b1000;
parameter    ap_const_lv12_9 = 12'b1001;
parameter    ap_const_lv54_3FFFFFFFFFFFFF = 54'b111111111111111111111111111111111111111111111111111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_ready;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   start_out;
output   start_write;
input  [7:0] src1_data_stream_V_dout;
input   src1_data_stream_V_empty_n;
output   src1_data_stream_V_read;
input  [7:0] src2_data_stream_V_dout;
input   src2_data_stream_V_empty_n;
output   src2_data_stream_V_read;
output  [7:0] dst_data_stream_V_din;
input   dst_data_stream_V_full_n;
output   dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg src1_data_stream_V_read;
reg src2_data_stream_V_read;
reg dst_data_stream_V_write;

reg    real_start;
reg    real_start_status_reg;
reg    internal_ap_ready;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    start_once_reg;
reg    start_control_reg;
reg    src1_data_stream_V_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_i_reg_914;
reg    src2_data_stream_V_blk_n;
reg    dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter29;
reg   [0:0] ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914;
reg   [10:0] p_1_i_reg_156;
wire   [0:0] exitcond2_i_fu_192_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [9:0] i_V_fu_198_p2;
reg   [9:0] i_V_reg_909;
wire   [0:0] exitcond_i_fu_204_p2;
reg    ap_condition_100;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter14_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter15_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter16_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter17_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter19_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter20_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter21_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter22_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter23_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914;
reg   [0:0] ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914;
wire   [10:0] j_V_fu_210_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_79_reg_923;
reg   [7:0] tmp_80_reg_928;
wire   [63:0] grp_fu_186_p1;
reg   [63:0] tmp_38_i_reg_943;
wire   [63:0] grp_fu_189_p1;
reg   [63:0] tmp_40_i_reg_948;
wire   [63:0] grp_fu_176_p2;
reg   [63:0] t1_reg_953;
wire   [63:0] grp_fu_181_p2;
reg   [63:0] t2_reg_958;
wire   [63:0] grp_fu_167_p2;
reg   [63:0] tmp_41_i_reg_963;
wire   [63:0] grp_fu_171_p2;
reg   [63:0] sum_reg_968;
wire   [0:0] tmp_i_i_fu_241_p2;
reg   [0:0] tmp_i_i_reg_973;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_i_i_reg_973;
reg   [0:0] ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973;
wire   [0:0] tmp_i_i_103_fu_247_p2;
reg   [0:0] tmp_i_i_103_reg_979;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_i_i_103_reg_979;
reg   [0:0] ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979;
reg   [0:0] isneg_reg_985;
reg   [0:0] ap_pipeline_reg_pp0_iter27_isneg_reg_985;
wire   [53:0] p_Result_s_fu_277_p1;
reg   [53:0] p_Result_s_reg_995;
wire   [53:0] man_V_1_fu_281_p2;
reg   [53:0] man_V_1_reg_1000;
wire   [0:0] tmp_2_i_fu_287_p2;
reg   [0:0] tmp_2_i_reg_1005;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_2_i_reg_1005;
reg   [0:0] ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005;
wire   [11:0] F2_fu_293_p2;
reg   [11:0] F2_reg_1011;
wire   [0:0] tmp_4_i_fu_299_p2;
reg   [0:0] tmp_4_i_reg_1019;
wire   [11:0] F2_2_fu_311_p3;
reg   [11:0] F2_2_reg_1025;
reg   [11:0] ap_pipeline_reg_pp0_iter27_F2_2_reg_1025;
wire   [0:0] tmp_6_i3_fu_319_p2;
reg   [0:0] tmp_6_i3_reg_1031;
reg   [0:0] ap_pipeline_reg_pp0_iter27_tmp_6_i3_reg_1031;
wire   [0:0] tmp_i5_fu_325_p2;
reg   [0:0] tmp_i5_reg_1038;
wire   [0:0] icmp_fu_341_p2;
reg   [0:0] icmp_reg_1043;
reg   [0:0] ap_pipeline_reg_pp0_iter27_icmp_reg_1043;
wire   [7:0] tmp_69_fu_355_p1;
reg   [7:0] tmp_69_reg_1049;
wire   [0:0] tmp_73_fu_416_p3;
reg   [0:0] tmp_73_reg_1055;
wire   [7:0] p_Val2_16_fu_428_p2;
reg   [7:0] p_Val2_16_reg_1060;
wire   [0:0] sel_tmp2_i_fu_453_p2;
reg   [0:0] sel_tmp2_i_reg_1066;
wire   [0:0] sel_tmp3_i_fu_458_p2;
reg   [0:0] sel_tmp3_i_reg_1071;
wire   [0:0] sel_tmp12_demorgan_i_fu_464_p2;
reg   [0:0] sel_tmp12_demorgan_i_reg_1076;
wire   [0:0] carry_1_i_i_fu_485_p2;
reg   [0:0] carry_1_i_i_reg_1081;
wire   [0:0] tmp_18_i_fu_509_p2;
reg   [0:0] tmp_18_i_reg_1087;
wire   [0:0] rev_fu_523_p2;
reg   [0:0] rev_reg_1093;
wire   [0:0] Range1_all_ones_1_fu_549_p2;
reg   [0:0] Range1_all_ones_1_reg_1100;
reg   [0:0] tmp_78_reg_1107;
wire   [0:0] tmp_23_i_fu_563_p2;
reg   [0:0] tmp_23_i_reg_1112;
wire   [53:0] tmp_24_i_fu_569_p1;
reg   [53:0] tmp_24_i_reg_1118;
wire   [53:0] Range2_V_1_fu_573_p2;
reg   [53:0] Range2_V_1_reg_1123;
wire   [0:0] Range1_all_zeros_1_fu_585_p2;
reg   [0:0] Range1_all_zeros_1_reg_1129;
wire   [0:0] sel_tmp34_i_fu_603_p2;
reg   [0:0] sel_tmp34_i_reg_1134;
wire   [7:0] p_Val2_17_fu_656_p3;
reg   [7:0] p_Val2_17_reg_1140;
wire   [0:0] underflow_fu_795_p3;
reg   [0:0] underflow_reg_1146;
wire   [0:0] p_121_demorgan_i_i_fu_808_p2;
reg   [0:0] p_121_demorgan_i_i_reg_1152;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg   [9:0] p_i_reg_145;
wire   [0:0] ap_CS_fsm_state33;
wire   [31:0] grp_fu_186_p0;
wire   [31:0] grp_fu_189_p0;
wire   [63:0] p_Val2_14_fu_224_p1;
wire   [10:0] loc_V_fu_227_p4;
wire   [51:0] loc_V_1_fu_237_p1;
wire   [52:0] tmp_1_i_fu_269_p3;
wire   [62:0] tmp_fu_253_p1;
wire   [11:0] tmp_8_i1_fu_265_p1;
wire   [11:0] tmp_5_i2_fu_305_p2;
wire   [8:0] tmp_70_fu_331_p4;
wire   [53:0] p_Val2_s_fu_347_p3;
wire  signed [31:0] F2_2_cast_i_fu_352_p1;
wire   [53:0] tmp_10_i_fu_359_p1;
wire   [53:0] tmp_11_i_fu_363_p2;
wire   [7:0] tmp_71_fu_369_p1;
wire   [7:0] p_i6_fu_373_p3;
wire   [11:0] tmp_15_i_fu_392_p2;
wire   [31:0] tmp_20_cast_i_fu_397_p1;
wire   [0:0] tmp_14_i_fu_387_p2;
wire   [0:0] tmp_72_fu_401_p3;
wire   [7:0] p_Val2_15_fu_380_p3;
wire   [0:0] qb_fu_409_p3;
wire   [7:0] tmp_16_i_fu_424_p1;
wire   [0:0] tmp_74_fu_434_p3;
wire   [0:0] sel_tmp1_i_fu_448_p2;
wire   [0:0] tmp_9_not_i_fu_468_p2;
wire   [0:0] not_sel_tmp28_i_fu_473_p2;
wire   [0:0] tmp_17_i_fu_442_p2;
wire   [0:0] tmp7_fu_479_p2;
wire   [11:0] pos1_fu_491_p2;
wire   [11:0] pos2_fu_500_p2;
wire   [0:0] tmp_76_fu_515_p3;
wire  signed [31:0] pos1_cast_i_fu_496_p1;
wire   [53:0] tmp_20_i_fu_529_p1;
wire   [53:0] tmp_21_i_fu_533_p2;
wire   [0:0] lD_fu_539_p1;
wire   [0:0] tmp8_fu_543_p2;
wire  signed [31:0] pos2_cast_i_fu_505_p1;
wire   [0:0] tmp_23_i_not_fu_591_p2;
wire   [0:0] tmp_27_i_fu_579_p2;
wire   [0:0] sel_tmp33_i_fu_597_p2;
wire   [7:0] tmp_68_fu_609_p1;
wire   [7:0] sel_tmp_i_fu_617_p3;
wire   [0:0] sel_tmp7_i_fu_629_p2;
wire   [0:0] sel_tmp8_i_fu_634_p2;
wire   [7:0] sel_tmp4_i_fu_623_p3;
wire   [0:0] sel_tmp12_i_fu_646_p2;
wire   [0:0] sel_tmp13_i_fu_651_p2;
wire   [7:0] tmp_13_i_fu_612_p2;
wire   [7:0] sel_tmp9_i_fu_639_p3;
wire   [0:0] rev4_fu_672_p2;
wire   [53:0] r_V_fu_682_p2;
wire   [0:0] or_cond115_i_i_fu_677_p2;
wire   [0:0] Range2_all_ones_fu_687_p2;
wire   [0:0] Range2_all_ones_1_i_s_fu_692_p3;
wire   [0:0] tmp_25_i_fu_709_p2;
wire   [0:0] Range1_all_zeros_fu_714_p2;
wire   [0:0] or_cond117_i_i_fu_700_p2;
wire   [0:0] Range1_all_ones_fu_704_p2;
wire   [0:0] sel_tmp35_i_fu_729_p3;
wire   [0:0] p_119_i_i_fu_725_p2;
wire   [0:0] p_122_i_i_fu_719_p2;
wire   [0:0] sel_tmp39_i_fu_742_p3;
wire   [0:0] Range1_all_ones_2_i_s_fu_734_p3;
wire   [0:0] Range1_all_zeros_2_i_fu_749_p3;
wire   [0:0] Range1_all_ones_2_i_fu_764_p2;
wire   [0:0] newsignbit_fu_664_p3;
wire   [0:0] sel_tmp41_i_fu_775_p2;
wire   [0:0] tmp9_fu_780_p2;
wire   [0:0] sel_tmp47_i_fu_791_p2;
wire   [0:0] tmp_28_i_fu_769_p2;
wire   [0:0] sel_tmp46_i_fu_786_p2;
wire   [0:0] tmp10_fu_803_p2;
wire   [0:0] deleted_zeros_fu_757_p3;
wire   [0:0] underflow_not_i_fu_818_p2;
wire   [0:0] p_121_demorgan_i_not_s_fu_828_p2;
wire   [0:0] brmerge_i_i_not_i_fu_823_p2;
wire   [0:0] sel_tmp50_i_demorgan_fu_846_p2;
wire   [0:0] sel_tmp50_i_fu_850_p2;
wire   [0:0] sel_tmp51_i_fu_856_p2;
wire   [0:0] tmp_demorgan_i_fu_814_p2;
wire   [0:0] tmp_s_fu_861_p2;
wire   [0:0] tmp_32_fu_867_p2;
wire   [0:0] sel_tmp55_demorgan_i_fu_879_p2;
wire   [0:0] brmerge_i_fu_833_p2;
wire   [0:0] sel_tmp55_i_fu_884_p2;
wire   [0:0] sel_tmp56_i_fu_890_p2;
wire   [7:0] p_Val2_12_0_i_mux_i_fu_839_p3;
wire   [7:0] sel_tmp52_i_fu_872_p3;
reg    grp_fu_167_ce;
reg    grp_fu_171_ce;
reg    grp_fu_176_ce;
reg    grp_fu_181_ce;
reg    grp_fu_186_ce;
reg    grp_fu_189_ce;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'b1;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
end

image_filter_daddrcU #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_daddrcU_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_reg_953),
    .din1(t2_reg_958),
    .ce(grp_fu_167_ce),
    .dout(grp_fu_167_p2)
);

image_filter_daddrcU #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_daddrcU_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_41_i_reg_963),
    .din1(ap_const_lv64_0),
    .ce(grp_fu_171_ce),
    .dout(grp_fu_171_p2)
);

image_filter_dmulsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_dmulsc4_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_i_reg_943),
    .din1(ap_const_lv64_3FE0000000000000),
    .ce(grp_fu_176_ce),
    .dout(grp_fu_176_p2)
);

image_filter_dmulsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_dmulsc4_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_40_i_reg_948),
    .din1(ap_const_lv64_3FE0000000000000),
    .ce(grp_fu_181_ce),
    .dout(grp_fu_181_p2)
);

image_filter_sitotde #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
image_filter_sitotde_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_186_p0),
    .ce(grp_fu_186_ce),
    .dout(grp_fu_186_p1)
);

image_filter_sitotde #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
image_filter_sitotde_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .ce(grp_fu_189_ce),
    .dout(grp_fu_189_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond2_i_fu_192_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == exitcond_i_fu_204_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_i_fu_192_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == exitcond_i_fu_204_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_i_fu_192_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == exitcond_i_fu_204_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_i_fu_192_p2))) begin
            ap_enable_reg_pp0_iter29 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if (~(1'b0 == start_full_n)) begin
            real_start_status_reg <= 1'b0;
        end else if (((1'b0 == start_full_n) & (1'b1 == internal_ap_ready))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((1'b1 == real_start) & ((1'b1 == internal_ap_ready) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if (((1'b1 == start_control_reg) & (1'b1 == start_full_n))) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((1'b1 == real_start)) begin
            start_once_reg <= 1'b1;
        end else if ((1'b0 == ap_start)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_i_fu_204_p2))) begin
        p_1_i_reg_156 <= j_V_fu_210_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_i_fu_192_p2))) begin
        p_1_i_reg_156 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_i_reg_145 <= i_V_reg_909;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((real_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_i_reg_145 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914))) begin
        F2_2_reg_1025 <= F2_2_fu_311_p3;
        F2_reg_1011 <= F2_fu_293_p2;
        icmp_reg_1043 <= icmp_fu_341_p2;
        isneg_reg_985 <= p_Val2_14_fu_224_p1[ap_const_lv32_3F];
        man_V_1_reg_1000 <= man_V_1_fu_281_p2;
        p_Result_s_reg_995[51 : 0] <= p_Result_s_fu_277_p1[51 : 0];
        tmp_2_i_reg_1005 <= tmp_2_i_fu_287_p2;
        tmp_4_i_reg_1019 <= tmp_4_i_fu_299_p2;
        tmp_6_i3_reg_1031 <= tmp_6_i3_fu_319_p2;
        tmp_i5_reg_1038 <= tmp_i5_fu_325_p2;
        tmp_i_i_103_reg_979 <= tmp_i_i_103_fu_247_p2;
        tmp_i_i_reg_973 <= tmp_i_i_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914))) begin
        Range1_all_ones_1_reg_1100 <= Range1_all_ones_1_fu_549_p2;
        Range1_all_zeros_1_reg_1129 <= Range1_all_zeros_1_fu_585_p2;
        Range2_V_1_reg_1123 <= Range2_V_1_fu_573_p2;
        carry_1_i_i_reg_1081 <= carry_1_i_i_fu_485_p2;
        p_Val2_16_reg_1060 <= p_Val2_16_fu_428_p2;
        rev_reg_1093 <= rev_fu_523_p2;
        sel_tmp12_demorgan_i_reg_1076 <= sel_tmp12_demorgan_i_fu_464_p2;
        sel_tmp2_i_reg_1066 <= sel_tmp2_i_fu_453_p2;
        sel_tmp34_i_reg_1134 <= sel_tmp34_i_fu_603_p2;
        sel_tmp3_i_reg_1071 <= sel_tmp3_i_fu_458_p2;
        tmp_18_i_reg_1087 <= tmp_18_i_fu_509_p2;
        tmp_23_i_reg_1112 <= tmp_23_i_fu_563_p2;
        tmp_24_i_reg_1118[31 : 0] <= tmp_24_i_fu_569_p1[31 : 0];
        tmp_69_reg_1049 <= tmp_69_fu_355_p1;
        tmp_73_reg_1055 <= p_Val2_15_fu_380_p3[ap_const_lv32_7];
        tmp_78_reg_1107 <= pos2_fu_500_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0)))) begin
        ap_pipeline_reg_pp0_iter10_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter9_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter11_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter10_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter11_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter13_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter14_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter13_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter15_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter14_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter16_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter15_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter17_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter16_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter17_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter19_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter20_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter19_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter21_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter20_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter22_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter21_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter23_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter22_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter23_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter27_F2_2_reg_1025 <= F2_2_reg_1025;
        ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter27_icmp_reg_1043 <= icmp_reg_1043;
        ap_pipeline_reg_pp0_iter27_isneg_reg_985 <= isneg_reg_985;
        ap_pipeline_reg_pp0_iter27_tmp_2_i_reg_1005 <= tmp_2_i_reg_1005;
        ap_pipeline_reg_pp0_iter27_tmp_6_i3_reg_1031 <= tmp_6_i3_reg_1031;
        ap_pipeline_reg_pp0_iter27_tmp_i_i_103_reg_979 <= tmp_i_i_103_reg_979;
        ap_pipeline_reg_pp0_iter27_tmp_i_i_reg_973 <= tmp_i_i_reg_973;
        ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005 <= ap_pipeline_reg_pp0_iter27_tmp_2_i_reg_1005;
        ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979 <= ap_pipeline_reg_pp0_iter27_tmp_i_i_103_reg_979;
        ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 <= ap_pipeline_reg_pp0_iter27_tmp_i_i_reg_973;
        ap_pipeline_reg_pp0_iter2_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter1_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter3_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter2_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter4_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter3_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter5_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter4_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter5_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter7_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter8_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter7_exitcond_i_reg_914;
        ap_pipeline_reg_pp0_iter9_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter8_exitcond_i_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        ap_pipeline_reg_pp0_iter1_exitcond_i_reg_914 <= exitcond_i_reg_914;
        exitcond_i_reg_914 <= exitcond_i_fu_204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_909 <= i_V_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914))) begin
        p_121_demorgan_i_i_reg_1152 <= p_121_demorgan_i_i_fu_808_p2;
        p_Val2_17_reg_1140 <= p_Val2_17_fu_656_p3;
        underflow_reg_1146 <= underflow_fu_795_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914))) begin
        sum_reg_968 <= grp_fu_171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914))) begin
        t1_reg_953 <= grp_fu_176_p2;
        t2_reg_958 <= grp_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914))) begin
        tmp_38_i_reg_943 <= grp_fu_186_p1;
        tmp_40_i_reg_948 <= grp_fu_189_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914))) begin
        tmp_41_i_reg_963 <= grp_fu_167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_i_reg_914 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        tmp_79_reg_923 <= src1_data_stream_V_dout;
        tmp_80_reg_928 <= src2_data_stream_V_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond2_i_fu_192_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == real_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914))) begin
        dst_data_stream_V_blk_n = dst_data_stream_V_full_n;
    end else begin
        dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        dst_data_stream_V_write = 1'b1;
    end else begin
        dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        grp_fu_167_ce = 1'b1;
    end else begin
        grp_fu_167_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        grp_fu_171_ce = 1'b1;
    end else begin
        grp_fu_171_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        grp_fu_176_ce = 1'b1;
    end else begin
        grp_fu_176_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        grp_fu_181_ce = 1'b1;
    end else begin
        grp_fu_181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        grp_fu_186_ce = 1'b1;
    end else begin
        grp_fu_186_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        grp_fu_189_ce = 1'b1;
    end else begin
        grp_fu_189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond2_i_fu_192_p2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == real_start_status_reg)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_i_reg_914 == 1'b0))) begin
        src1_data_stream_V_blk_n = src1_data_stream_V_empty_n;
    end else begin
        src1_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_i_reg_914 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        src1_data_stream_V_read = 1'b1;
    end else begin
        src1_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_i_reg_914 == 1'b0))) begin
        src2_data_stream_V_blk_n = src2_data_stream_V_empty_n;
    end else begin
        src2_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_i_reg_914 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))))) begin
        src2_data_stream_V_read = 1'b1;
    end else begin
        src2_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(1'b0 == exitcond2_i_fu_192_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter29) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & ~(1'b1 == ap_enable_reg_pp0_iter28)) & ~(~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_i_fu_204_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter29) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & ~(1'b1 == ap_enable_reg_pp0_iter28)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (ap_condition_100 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) & (dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_i_fu_204_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_2_cast_i_fu_352_p1 = $signed(F2_2_reg_1025);

assign F2_2_fu_311_p3 = ((tmp_4_i_fu_299_p2[0:0] === 1'b1) ? F2_fu_293_p2 : tmp_5_i2_fu_305_p2);

assign F2_fu_293_p2 = (ap_const_lv12_433 - tmp_8_i1_fu_265_p1);

assign Range1_all_ones_1_fu_549_p2 = (tmp8_fu_543_p2 & tmp_18_i_fu_509_p2);

assign Range1_all_ones_2_i_fu_764_p2 = (carry_1_i_i_reg_1081 & Range1_all_ones_2_i_s_fu_734_p3);

assign Range1_all_ones_2_i_s_fu_734_p3 = ((or_cond117_i_i_fu_700_p2[0:0] === 1'b1) ? Range1_all_ones_fu_704_p2 : sel_tmp35_i_fu_729_p3);

assign Range1_all_ones_fu_704_p2 = (Range2_all_ones_1_i_s_fu_692_p3 & Range1_all_ones_1_reg_1100);

assign Range1_all_zeros_1_fu_585_p2 = ((p_Val2_s_fu_347_p3 == ap_const_lv54_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_i_fu_749_p3 = ((or_cond117_i_i_fu_700_p2[0:0] === 1'b1) ? p_122_i_i_fu_719_p2 : sel_tmp39_i_fu_742_p3);

assign Range1_all_zeros_fu_714_p2 = (Range1_all_ones_1_reg_1100 ^ 1'b1);

assign Range2_V_1_fu_573_p2 = p_Val2_s_fu_347_p3 >> tmp_24_i_fu_569_p1;

assign Range2_all_ones_1_i_s_fu_692_p3 = ((or_cond115_i_i_fu_677_p2[0:0] === 1'b1) ? Range2_all_ones_fu_687_p2 : rev4_fu_672_p2);

assign Range2_all_ones_fu_687_p2 = ((Range2_V_1_reg_1123 == r_V_fu_682_p2) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state33 = ap_CS_fsm[ap_const_lv32_3];

always @ (*) begin
    ap_condition_100 = (((exitcond_i_reg_914 == 1'b0) & (src1_data_stream_V_empty_n == 1'b0)) | ((exitcond_i_reg_914 == 1'b0) & (src2_data_stream_V_empty_n == 1'b0)));
end

assign ap_ready = internal_ap_ready;

assign brmerge_i_fu_833_p2 = (underflow_not_i_fu_818_p2 | p_121_demorgan_i_not_s_fu_828_p2);

assign brmerge_i_i_not_i_fu_823_p2 = (p_121_demorgan_i_i_reg_1152 & underflow_not_i_fu_818_p2);

assign carry_1_i_i_fu_485_p2 = (tmp7_fu_479_p2 & sel_tmp3_i_fu_458_p2);

assign deleted_zeros_fu_757_p3 = ((carry_1_i_i_reg_1081[0:0] === 1'b1) ? Range1_all_ones_2_i_s_fu_734_p3 : Range1_all_zeros_2_i_fu_749_p3);

assign dst_data_stream_V_din = ((sel_tmp56_i_fu_890_p2[0:0] === 1'b1) ? p_Val2_12_0_i_mux_i_fu_839_p3 : sel_tmp52_i_fu_872_p3);

assign exitcond2_i_fu_192_p2 = ((p_i_reg_145 == ap_const_lv10_2D0) ? 1'b1 : 1'b0);

assign exitcond_i_fu_204_p2 = ((p_1_i_reg_156 == ap_const_lv11_500) ? 1'b1 : 1'b0);

assign grp_fu_186_p0 = tmp_79_reg_923;

assign grp_fu_189_p0 = tmp_80_reg_928;

assign i_V_fu_198_p2 = (p_i_reg_145 + ap_const_lv10_1);

assign icmp_fu_341_p2 = ((tmp_70_fu_331_p4 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign j_V_fu_210_p2 = (p_1_i_reg_156 + ap_const_lv11_1);

assign lD_fu_539_p1 = tmp_21_i_fu_533_p2[0:0];

assign loc_V_1_fu_237_p1 = p_Val2_14_fu_224_p1[51:0];

assign loc_V_fu_227_p4 = {{p_Val2_14_fu_224_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign man_V_1_fu_281_p2 = (ap_const_lv54_0 - p_Result_s_fu_277_p1);

assign newsignbit_fu_664_p3 = p_Val2_17_fu_656_p3[ap_const_lv32_7];

assign not_sel_tmp28_i_fu_473_p2 = (sel_tmp12_demorgan_i_fu_464_p2 | tmp_9_not_i_fu_468_p2);

assign or_cond115_i_i_fu_677_p2 = (tmp_23_i_reg_1112 & rev4_fu_672_p2);

assign or_cond117_i_i_fu_700_p2 = (tmp_23_i_reg_1112 & rev_reg_1093);

assign p_119_i_i_fu_725_p2 = (Range1_all_zeros_1_reg_1129 | rev_reg_1093);

assign p_121_demorgan_i_i_fu_808_p2 = (tmp10_fu_803_p2 | deleted_zeros_fu_757_p3);

assign p_121_demorgan_i_not_s_fu_828_p2 = (p_121_demorgan_i_i_reg_1152 ^ 1'b1);

assign p_122_i_i_fu_719_p2 = (tmp_25_i_fu_709_p2 & Range1_all_zeros_fu_714_p2);

assign p_Result_s_fu_277_p1 = tmp_1_i_fu_269_p3;

assign p_Val2_12_0_i_mux_i_fu_839_p3 = ((brmerge_i_i_not_i_fu_823_p2[0:0] === 1'b1) ? p_Val2_17_reg_1140 : ap_const_lv8_FF);

assign p_Val2_14_fu_224_p1 = sum_reg_968;

assign p_Val2_15_fu_380_p3 = ((tmp_i5_reg_1038[0:0] === 1'b1) ? tmp_71_fu_369_p1 : p_i6_fu_373_p3);

assign p_Val2_16_fu_428_p2 = (tmp_16_i_fu_424_p1 + p_Val2_15_fu_380_p3);

assign p_Val2_17_fu_656_p3 = ((sel_tmp13_i_fu_651_p2[0:0] === 1'b1) ? tmp_13_i_fu_612_p2 : sel_tmp9_i_fu_639_p3);

assign p_Val2_s_fu_347_p3 = ((isneg_reg_985[0:0] === 1'b1) ? man_V_1_reg_1000 : p_Result_s_reg_995);

assign p_i6_fu_373_p3 = ((isneg_reg_985[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign pos1_cast_i_fu_496_p1 = $signed(pos1_fu_491_p2);

assign pos1_fu_491_p2 = (ap_const_lv12_8 + F2_reg_1011);

assign pos2_cast_i_fu_505_p1 = $signed(pos2_fu_500_p2);

assign pos2_fu_500_p2 = (ap_const_lv12_9 + F2_reg_1011);

assign qb_fu_409_p3 = ((tmp_14_i_fu_387_p2[0:0] === 1'b1) ? isneg_reg_985 : tmp_72_fu_401_p3);

assign r_V_fu_682_p2 = ap_const_lv54_3FFFFFFFFFFFFF >> tmp_24_i_reg_1118;

assign rev4_fu_672_p2 = (tmp_78_reg_1107 ^ 1'b1);

assign rev_fu_523_p2 = (tmp_76_fu_515_p3 ^ 1'b1);

assign sel_tmp12_demorgan_i_fu_464_p2 = (tmp_6_i3_reg_1031 | tmp_4_i_reg_1019);

assign sel_tmp12_i_fu_646_p2 = (sel_tmp12_demorgan_i_reg_1076 ^ 1'b1);

assign sel_tmp13_i_fu_651_p2 = (ap_pipeline_reg_pp0_iter27_icmp_reg_1043 & sel_tmp12_i_fu_646_p2);

assign sel_tmp1_i_fu_448_p2 = (tmp_6_i3_reg_1031 ^ 1'b1);

assign sel_tmp2_i_fu_453_p2 = (tmp_4_i_reg_1019 & sel_tmp1_i_fu_448_p2);

assign sel_tmp33_i_fu_597_p2 = (tmp_76_fu_515_p3 | tmp_23_i_not_fu_591_p2);

assign sel_tmp34_i_fu_603_p2 = (tmp_27_i_fu_579_p2 & sel_tmp33_i_fu_597_p2);

assign sel_tmp35_i_fu_729_p3 = ((sel_tmp34_i_reg_1134[0:0] === 1'b1) ? Range1_all_ones_1_reg_1100 : rev_reg_1093);

assign sel_tmp39_i_fu_742_p3 = ((sel_tmp34_i_reg_1134[0:0] === 1'b1) ? Range1_all_zeros_fu_714_p2 : p_119_i_i_fu_725_p2);

assign sel_tmp3_i_fu_458_p2 = (sel_tmp2_i_fu_453_p2 & tmp_73_fu_416_p3);

assign sel_tmp41_i_fu_775_p2 = (tmp_18_i_reg_1087 ^ 1'b1);

assign sel_tmp46_i_fu_786_p2 = (tmp9_fu_780_p2 & ap_pipeline_reg_pp0_iter27_isneg_reg_985);

assign sel_tmp47_i_fu_791_p2 = (tmp_18_i_reg_1087 & ap_pipeline_reg_pp0_iter27_isneg_reg_985);

assign sel_tmp4_i_fu_623_p3 = ((sel_tmp3_i_reg_1071[0:0] === 1'b1) ? p_Val2_16_reg_1060 : sel_tmp_i_fu_617_p3);

assign sel_tmp50_i_demorgan_fu_846_p2 = (ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 & ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979);

assign sel_tmp50_i_fu_850_p2 = (sel_tmp50_i_demorgan_fu_846_p2 ^ 1'b1);

assign sel_tmp51_i_fu_856_p2 = (ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005 & sel_tmp50_i_fu_850_p2);

assign sel_tmp52_i_fu_872_p3 = ((tmp_32_fu_867_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_17_reg_1140);

assign sel_tmp55_demorgan_i_fu_879_p2 = (tmp_demorgan_i_fu_814_p2 | ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005);

assign sel_tmp55_i_fu_884_p2 = (sel_tmp55_demorgan_i_fu_879_p2 ^ 1'b1);

assign sel_tmp56_i_fu_890_p2 = (brmerge_i_fu_833_p2 & sel_tmp55_i_fu_884_p2);

assign sel_tmp7_i_fu_629_p2 = (tmp_73_reg_1055 ^ 1'b1);

assign sel_tmp8_i_fu_634_p2 = (sel_tmp2_i_reg_1066 & sel_tmp7_i_fu_629_p2);

assign sel_tmp9_i_fu_639_p3 = ((sel_tmp8_i_fu_634_p2[0:0] === 1'b1) ? p_Val2_16_reg_1060 : sel_tmp4_i_fu_623_p3);

assign sel_tmp_i_fu_617_p3 = ((ap_pipeline_reg_pp0_iter27_tmp_6_i3_reg_1031[0:0] === 1'b1) ? tmp_69_reg_1049 : ap_const_lv8_0);

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

assign tmp10_fu_803_p2 = (ap_pipeline_reg_pp0_iter27_isneg_reg_985 | sel_tmp41_i_fu_775_p2);

assign tmp7_fu_479_p2 = (not_sel_tmp28_i_fu_473_p2 & tmp_17_i_fu_442_p2);

assign tmp8_fu_543_p2 = (lD_fu_539_p1 & rev_fu_523_p2);

assign tmp9_fu_780_p2 = (newsignbit_fu_664_p3 & sel_tmp41_i_fu_775_p2);

assign tmp_10_i_fu_359_p1 = $unsigned(F2_2_cast_i_fu_352_p1);

assign tmp_11_i_fu_363_p2 = $signed(p_Val2_s_fu_347_p3) >>> tmp_10_i_fu_359_p1;

assign tmp_13_i_fu_612_p2 = tmp_69_reg_1049 << tmp_68_fu_609_p1;

assign tmp_14_i_fu_387_p2 = (($signed(F2_reg_1011) > $signed(12'b110110)) ? 1'b1 : 1'b0);

assign tmp_15_i_fu_392_p2 = ($signed(ap_const_lv12_FFF) + $signed(F2_reg_1011));

assign tmp_16_i_fu_424_p1 = qb_fu_409_p3;

assign tmp_17_i_fu_442_p2 = (tmp_74_fu_434_p3 ^ 1'b1);

assign tmp_18_i_fu_509_p2 = (($signed(pos1_fu_491_p2) < $signed(12'b110110)) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_269_p3 = {{1'b1}, {loc_V_1_fu_237_p1}};

assign tmp_20_cast_i_fu_397_p1 = tmp_15_i_fu_392_p2;

assign tmp_20_i_fu_529_p1 = $unsigned(pos1_cast_i_fu_496_p1);

assign tmp_21_i_fu_533_p2 = $signed(p_Val2_s_fu_347_p3) >>> tmp_20_i_fu_529_p1;

assign tmp_23_i_fu_563_p2 = (($signed(pos2_fu_500_p2) < $signed(12'b110110)) ? 1'b1 : 1'b0);

assign tmp_23_i_not_fu_591_p2 = (tmp_23_i_fu_563_p2 ^ 1'b1);

assign tmp_24_i_fu_569_p1 = $unsigned(pos2_cast_i_fu_505_p1);

assign tmp_25_i_fu_709_p2 = ((Range2_V_1_reg_1123 == ap_const_lv54_0) ? 1'b1 : 1'b0);

assign tmp_27_i_fu_579_p2 = ((pos2_fu_500_p2 == ap_const_lv12_36) ? 1'b1 : 1'b0);

assign tmp_28_i_fu_769_p2 = (Range1_all_ones_2_i_fu_764_p2 ^ 1'b1);

assign tmp_2_i_fu_287_p2 = ((tmp_fu_253_p1 == ap_const_lv63_0) ? 1'b1 : 1'b0);

assign tmp_32_fu_867_p2 = (tmp_s_fu_861_p2 | underflow_reg_1146);

assign tmp_4_i_fu_299_p2 = (($signed(F2_fu_293_p2) > $signed(12'b000000000000)) ? 1'b1 : 1'b0);

assign tmp_5_i2_fu_305_p2 = (ap_const_lv12_0 - F2_fu_293_p2);

assign tmp_68_fu_609_p1 = ap_pipeline_reg_pp0_iter27_F2_2_reg_1025[7:0];

assign tmp_69_fu_355_p1 = p_Val2_s_fu_347_p3[7:0];

assign tmp_6_i3_fu_319_p2 = ((loc_V_fu_227_p4 == ap_const_lv11_433) ? 1'b1 : 1'b0);

assign tmp_70_fu_331_p4 = {{F2_2_fu_311_p3[ap_const_lv32_B : ap_const_lv32_3]}};

assign tmp_71_fu_369_p1 = tmp_11_i_fu_363_p2[7:0];

assign tmp_72_fu_401_p3 = p_Val2_s_fu_347_p3[tmp_20_cast_i_fu_397_p1];

assign tmp_73_fu_416_p3 = p_Val2_15_fu_380_p3[ap_const_lv32_7];

assign tmp_74_fu_434_p3 = p_Val2_16_fu_428_p2[ap_const_lv32_7];

assign tmp_76_fu_515_p3 = pos1_fu_491_p2[ap_const_lv32_B];

assign tmp_8_i1_fu_265_p1 = loc_V_fu_227_p4;

assign tmp_9_not_i_fu_468_p2 = (icmp_reg_1043 ^ 1'b1);

assign tmp_demorgan_i_fu_814_p2 = (ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 & ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979);

assign tmp_fu_253_p1 = p_Val2_14_fu_224_p1[62:0];

assign tmp_i5_fu_325_p2 = ((F2_2_fu_311_p3 < ap_const_lv12_36) ? 1'b1 : 1'b0);

assign tmp_i_i_103_fu_247_p2 = ((loc_V_1_fu_237_p1 != ap_const_lv52_0) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_241_p2 = ((loc_V_fu_227_p4 == ap_const_lv11_7FF) ? 1'b1 : 1'b0);

assign tmp_s_fu_861_p2 = (sel_tmp51_i_fu_856_p2 | tmp_demorgan_i_fu_814_p2);

assign underflow_fu_795_p3 = ((sel_tmp47_i_fu_791_p2[0:0] === 1'b1) ? tmp_28_i_fu_769_p2 : sel_tmp46_i_fu_786_p2);

assign underflow_not_i_fu_818_p2 = (underflow_reg_1146 ^ 1'b1);

always @ (posedge ap_clk) begin
    p_Result_s_reg_995[53:52] <= 2'b01;
    tmp_24_i_reg_1118[53:32] <= 22'b0000000000000000000000;
end

endmodule //AddWeighted
