
---------- Begin Simulation Statistics ----------
simSeconds                                   0.108645                       # Number of seconds simulated (Second)
simTicks                                 108645250000                       # Number of ticks simulated (Tick)
finalTick                                830500982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1774.93                       # Real time elapsed on the host (Second)
hostTickRate                                 61211165                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9150332                       # Number of bytes of host memory used (Byte)
simInsts                                    441516318                       # Number of instructions simulated (Count)
simOps                                      502508064                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   248752                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     283115                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        271613125                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        33812930                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2044                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       30465151                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 346459                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4610815                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7816897                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 152                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           271537285                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.112195                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.439801                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 250538014     92.27%     92.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  14803748      5.45%     97.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2926455      1.08%     98.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3267781      1.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      1285      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             271537285                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1438942     16.72%     16.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    486      0.01%     16.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     970      0.01%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                7151183     83.11%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 13116      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           28      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16867470     55.37%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1071      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           188      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     13567548     44.53%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        28846      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       30465151                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.112164                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             8604697                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.282444                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                341418398                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                38425737                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        29865483                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      344                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     131                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             128                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    39069606                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         214                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          29957256                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13060936                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    285668                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 537                       # Number of nop insts executed (Count)
system.cpu.numRefs                           13089477                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6331564                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        28541                       # Number of stores executed (Count)
system.cpu.numRate                           0.110294                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             841                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           75840                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    29169562                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      29204164                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.311526                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.311526                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.107394                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.107394                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   38748371                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  17364617                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        128                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    18550812                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   18577419                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 283009838                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     2072                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       14384832                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         29938                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3897                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         3105                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 8598089                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           8574625                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            169577                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3032813                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                12109                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3029147                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998791                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    9774                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 55                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             851                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                555                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              296                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           56                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4476499                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1892                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            168500                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    270874672                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.107816                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.569820                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       257257292     94.97%     94.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6094703      2.25%     97.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3563276      1.32%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2061712      0.76%     99.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          193188      0.07%     99.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1521995      0.56%     99.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           21486      0.01%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1510      0.00%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          159510      0.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    270874672                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             29170082                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               29204684                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12381480                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12354234                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1256                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6300710                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              128                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    27020493                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  6937                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     16821952     57.60%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1069      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          183      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12354234     42.30%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        27246      0.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     29204684                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        159510                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        6025016                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6025016                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data       301391                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total        301391                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      1117804                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      1117804                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.023032                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.023032                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.085420                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.085420                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             3.708817                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         3.708817                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data       6025182                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6025182                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7060975                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7060975                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7061154                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7061154                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 406914633886                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 406914633886                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 406914633886                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 406914633886                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13085991                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13085991                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13086336                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13086336                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.539583                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.539583                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.539582                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.539582                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57628.675061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57628.675061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57627.214176                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57627.214176                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2491                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        15673                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          218                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          169                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.426606                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    92.739645                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2511324                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2511324                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5038543                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5038543                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5038543                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5038543                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       187196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       187196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2022432                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2022432                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2022611                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       488711                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2511322                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          116                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          116                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 114477133888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 114477133888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 114487852288                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  27201738222                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 141689590510                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data      9855600                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total      9855600                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.154549                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.154549                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.154559                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.191904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56603.699847                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56603.699847                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56603.989738                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 55660.171803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56420.319859                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 84962.068966                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 84962.068966                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                2511324                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                301515                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                 301391                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       488711                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       488711                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  27201738222                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  27201738222                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 55660.171803                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 55660.171803                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          162                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          162                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          151                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          151                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      9221200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      9221200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          313                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          313                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.482428                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.482428                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 61067.549669                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 61067.549669                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          151                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          151                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6001530                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6001530                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data       301389                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total       301389                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      1117788                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      1117788                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      7057497                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       7057497                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 406728943600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 406728943600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13059027                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13059027                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.540431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.540431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57630.763938                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57630.763938                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      5035811                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      5035811                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       187182                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       187182                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2021686                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2021686                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data           88                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total           88                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 114433198000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 114433198000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data      9855600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total      9855600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.154811                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.154811                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56602.854251                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56602.854251                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 111995.454545                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 111995.454545                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data          166                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total          166                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data          151                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total          151                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data          317                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total          317                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.476341                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.476341                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data          151                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total          151                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data      9040800                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total      9040800                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.476341                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.476341                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 59872.847682                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 59872.847682                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data           28                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           28                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           28                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           28                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           28                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           28                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1677600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1677600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 59914.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 59914.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          254                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          254                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          254                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          254                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data        23486                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          23486                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data           16                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total           16                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3478                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3478                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    185690286                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    185690286                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        26964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        26964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.128987                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.128987                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53389.961472                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53389.961472                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2732                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2732                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8           14                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total           14                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          746                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          746                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data           28                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total           28                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     43935888                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     43935888                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.027667                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.027667                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58895.292225                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58895.292225                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      2022432                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       187196                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1140798                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             121                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          301391                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.194617                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999746                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.616863                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.616706                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999891                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       608251                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR        43829                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              7                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            652087                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.571606                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       126316                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       390867                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand         2910                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          2197                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage          250                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        12136                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified      2678965                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill      8408789                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6920470                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2511324                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.755706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   401.052154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   110.947846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.783305                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.216695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           79                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          433                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          183                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          249                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.154297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.845703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          112072556                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         112072556                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4539586                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             254720912                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6068967                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6039048                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 168772                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2640150                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1078                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               34434161                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                235062                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             207455                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       39922527                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8598089                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3039476                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     271139020                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  339698                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        295                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                17899                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1953                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          452                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          362                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11617766                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   335                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          271537285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.147204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.576700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                251632736     92.67%     92.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  7881328      2.90%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3979534      1.47%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  8043687      2.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            271537285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.031656                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.146983                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11616351                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11616351                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11616351                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11616351                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1411                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1411                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1411                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1411                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     62415995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     62415995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     62415995                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     62415995                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11617762                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11617762                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11617762                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11617762                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000121                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 44235.290574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 44235.290574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 44235.290574                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 44235.290574                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        10968                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          144                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      76.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1268                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1268                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          143                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           143                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          143                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          143                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1268                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1268                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1268                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1268                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     56408395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     56408395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     56408395                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     56408395                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44486.115931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44486.115931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44486.115931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44486.115931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1268                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11616351                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11616351                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1411                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1411                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     62415995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     62415995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11617762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11617762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 44235.290574                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 44235.290574                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          143                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          143                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1268                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1268                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     56408395                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     56408395                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44486.115931                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44486.115931                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2760029                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1268                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2176.679022                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          511                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           92943364                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          92943364                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    168772                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   13477203                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 99210010                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               33815511                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 14384832                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   29938                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1290                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    938661                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 97174038                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         157521                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11117                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               168638                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 29901063                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                29865611                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  23041706                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50510213                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.109956                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.456179                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         609                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2030600                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  80                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2692                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  286                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    385                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12353952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             86.197689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            73.774857                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                5297512     42.88%     42.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13738      0.11%     42.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                42891      0.35%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               470361      3.81%     47.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  508      0.00%     47.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  105      0.00%     47.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  685      0.01%     47.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1222      0.01%     47.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    6      0.00%     47.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   12      0.00%     47.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 23      0.00%     47.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                107      0.00%     47.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              12659      0.10%     47.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              97915      0.79%     48.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             304150      2.46%     50.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            5381067     43.56%     94.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             726215      5.88%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3655      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1080      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12353952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   12136                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                         61                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                  14078095                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                  234363                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                    28541                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses              14312458                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                28541                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                      14106636                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                      234363                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                  14340999                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                222227                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor       222227                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.squashedBefore        94208                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples       128019                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0       128019    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total       128019                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 108646494000                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.290987                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.454658                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0  77053195200     70.92%     70.92% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1  31572140800     29.06%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2     21042800      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3          800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4       114400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 108646494000                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data       222227                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total       222227                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total       222227                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                  11617693                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                     130                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                        129                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses              11617823                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                      11617693                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                         130                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                  11617823                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     5                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor            4                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore            1                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples            4                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0            4    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total            4                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean        60000                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 59983.592204                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev  1632.993162                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::57344-61439            3     75.00%     75.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::61440-65535            1     25.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB            4    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total            4                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               12                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                 130                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                   7                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses            234356                       # Read misses (Count)
system.cpu.mmu.l2_shared.inserts                    4                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses          234363                       # Read accesses (Count)
system.cpu.mmu.l2_shared.instAccesses             130                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                     137                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                234356                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses              234493                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 155452303000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 168772                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7259871                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               198198340                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         355747                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8600902                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              56953653                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               33941042                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                191274                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              10781127                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               30083139                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               52358782                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  22848                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            48058635                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    64945205                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 43481181                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      128                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              41442604                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6616034                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    7820                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1342                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12043405                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        304395813                       # The number of ROB reads (Count)
system.cpu.rob.writes                        68024922                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 29169562                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   29204164                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                    32                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                   32                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                       64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer2.occupancy                33800                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy               64000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker       256032                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                    371                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 150829                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        41817                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    449049                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker       256032                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                   371                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                150829                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        41817                       # number of overall hits (Count)
system.l2.overallHits::total                   449049                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  897                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1871726                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher       446894                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2319524                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker            3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker            4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 897                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1871726                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher       446894                       # number of overall misses (Count)
system.l2.overallMisses::total                2319524                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker       175597                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker       235998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        52024400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    109105598000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  26537713631                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       135695747626                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker       175597                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker       235998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       52024400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   109105598000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  26537713631                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      135695747626                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker       256035                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker            4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1268                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2022555                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher       488711                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2768573                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker       256035                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker            4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1268                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2022555                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher       488711                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2768573                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000012                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.707413                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.925427                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.914434                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.837805                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000012                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.707413                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.925427                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.914434                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.837805                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58532.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58999.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 57998.216276                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58291.436888                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 59382.568643                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58501.549295                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58532.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58999.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 57998.216276                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58291.436888                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 59382.568643                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58501.549295                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1929                       # number of writebacks (Count)
system.l2.writebacks::total                      1929                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              896                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1871726                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher       446894                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2319523                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             896                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1871726                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher       446894                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2319523                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data          116                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total           116                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker       150397                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker       201998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     44370600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  93195983800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  22740022631                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   115980729426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker       150397                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker       201998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     44370600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  93195983800                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  22740022631                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  115980729426                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data      8830200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total      8830200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.706625                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.925427                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.914434                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.837805                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.706625                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.925427                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.914434                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.837805                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50132.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50499.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49520.758929                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49791.467234                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50884.600444                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 50001.974296                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50132.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50499.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49520.758929                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49791.467234                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50884.600444                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 50001.974296                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 76122.413793                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 76122.413793                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                        2352160                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.misses::cpu.data           58                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              58                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           58                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            58                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           58                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           58                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1012000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1012000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17448.275862                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17448.275862                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             371                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                371                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           897                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              897                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     52024400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     52024400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1268                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1268                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.707413                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.707413                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 57998.216276                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 57998.216276                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          896                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          896                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     44370600                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     44370600                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.706625                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.706625                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49520.758929                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49520.758929                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data              839                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 839                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     49526000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       49526000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            839                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               839                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59029.797378                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59029.797378                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          839                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             839                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     42431000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     42431000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50573.301549                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50573.301549                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker       256032                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                  256032                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker            3                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker            4                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                     7                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker       175597                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker       235998                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total           411595                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker       256035                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker            4                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total              256039                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000012                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker            1                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000027                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58532.333333                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58999.500000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58799.285714                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker            3                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker            4                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total                 7                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data           88                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total           88                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker       150397                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker       201998                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total       352395                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data      8830200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total      8830200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50132.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50499.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50342.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 100343.181818                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 100343.181818                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         150829                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        41817                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            192646                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1870887                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher       446894                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2317781                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 109056072000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  26537713631                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 135593785631                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      2021716                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher       488711                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2510427                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.925396                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.914434                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.923262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58291.105770                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 59382.568643                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58501.551972                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      1870887                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher       446894                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2317781                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  93153552800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  22740022631                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 115893575431                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.925396                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.914434                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.923262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49791.116620                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50884.600444                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 50001.952484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data           28                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total           28                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks      2510541                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          2510541                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      2510541                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      2510541                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1994                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1994                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1994                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1994                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5023608                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2352160                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.135742                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      32.105622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     2.013318                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.007088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.314048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3264.971861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   795.588063                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.797112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.194235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            694                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023              2                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3400                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                   21                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  285                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  388                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  180                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1499                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1721                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.169434                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.000488                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.830078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   23476824                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  23476824                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst            57344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        119790464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     28601216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           148449472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        57344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           57344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       123456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           123456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst               896                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           1871726                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher       446894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              2319523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks           1929                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                1929                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker         1767                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker         2356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst              527810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1102583537                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    263253258                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1366368728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          527810                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             527810                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          1136322                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               1136322                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          1136322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker         1767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker         2356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             527810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1102583537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    263253258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1367505050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   88                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2318772                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  28                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 28                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1929                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2317922                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                839                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               839                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2318684                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             58                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio          168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6958955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6959187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6959187                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio          336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    148572928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    148573392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                148573392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2770025                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2770025    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2770025                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy               35200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             129200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy         6951938327                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11597819000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5089817                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2319961                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq              256127                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            2767822                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                 28                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                28                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         3923                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      2510598                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2350231                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               839                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              839                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1268                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2510427                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            58                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           58                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3804                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7534204                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port       512070                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                8050086                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       162304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    321446224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      2048280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               323656840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2352160                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    123456                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5120907                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006321                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.079258                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 5088543     99.37%     99.37% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   32361      0.63%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       3      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5120907                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 830500982000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4385787212                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1521999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3013645590                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              3200                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         204836379                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5025184                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2512591                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           32308                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        32305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.110513                       # Number of seconds simulated (Second)
simTicks                                 110513124800                       # Number of ticks simulated (Tick)
finalTick                                832368856800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1790.62                       # Real time elapsed on the host (Second)
hostTickRate                                 61717926                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9152380                       # Number of bytes of host memory used (Byte)
simInsts                                    444220672                       # Number of instructions simulated (Count)
simOps                                      505731670                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   248083                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     282434                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        276282812                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        37225601                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    27552                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       33846174                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 355501                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4825388                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7945408                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 925                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           275621497                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.122799                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.464194                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 252846422     91.74%     91.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  15439269      5.60%     97.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3644160      1.32%     98.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3648001      1.32%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     43643      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             275621497                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1840219     19.57%     19.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    567      0.01%     19.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1062      0.01%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                7337422     78.02%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                224789      2.39%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          377      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      19160576     56.61%     56.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         4803      0.01%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           231      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           32      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           33      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           41      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           70      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           55      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14167542     41.86%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       512406      1.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       33846174                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.122506                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             9404061                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.277847                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                353070276                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                42077481                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        33209126                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     3130                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1356                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1170                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    43247996                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        1862                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          33316238                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13653457                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    306679                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               10067                       # Number of nop insts executed (Count)
system.cpu.numRefs                           14160321                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6815220                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       506864                       # Number of stores executed (Count)
system.cpu.numRate                           0.120587                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            7675                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          661315                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    31873916                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      32427770                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               8.667991                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          8.667991                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.115367                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.115367                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   42432741                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  19787834                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1515                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    19114442                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19146517                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 288382806                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    53282                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       14988505                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        524263                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        46873                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        26844                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 9159929                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           8897801                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            188986                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3271851                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                26632                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3244530                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991650                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  112884                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                401                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5177                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3201                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1976                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          792                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4672831                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           26627                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            182741                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    274926003                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117987                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.606540                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       260000527     94.57%     94.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6691101      2.43%     97.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3909892      1.42%     98.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2168709      0.79%     99.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          261728      0.10%     99.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1550524      0.56%     99.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45952      0.02%     99.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           35234      0.01%     99.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          262336      0.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    274926003                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             31883728                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               32437582                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    13413990                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12919436                       # Number of loads committed (Count)
system.cpu.commit.amos                             40                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       17525                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6768338                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1148                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    30087221                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 98116                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          290      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     19019345     58.63%     58.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         3513      0.01%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          222      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12919436     39.83%     98.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       494554      1.52%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     32437582                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        262336                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7007762                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7007762                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data       308013                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total        308013                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      1288456                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      1288456                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.021864                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.021864                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.091461                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.091461                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             4.183122                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         4.183122                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data       7021730                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7021730                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7079770                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7079770                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7080477                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7080477                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 407624709927                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 407624709927                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 407624709927                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 407624709927                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     14087532                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      14087532                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     14102207                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     14102207                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.502556                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.502556                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.502083                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.502083                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57575.981978                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57575.981978                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57570.232899                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57570.232899                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        23422                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        99556                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2135                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          906                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.970492                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   109.885210                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2527617                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2527617                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5049213                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5049213                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5049213                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5049213                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       188081                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       188081                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2030557                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2030557                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2031167                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       496443                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2527610                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          547                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          547                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 114753434330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 114753434330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 114780491530                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  27462726069                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 142243217599                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     58877200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     58877200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.144139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.144139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.144032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.179235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56513.279031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56513.279031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56509.627977                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 55318.991443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56275.777354                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 107636.563071                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 107636.563071                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                2527617                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                308362                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                 308016                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       386800                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       386800                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2014.583333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2014.583333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       496443                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       496443                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  27462726069                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  27462726069                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 55318.991443                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 55318.991443                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data        12152                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        12152                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data         7771                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total         7771                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          459                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          459                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     19749200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     19749200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        12611                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        12611                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.036397                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.036397                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 43026.579521                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 43026.579521                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          429                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          429                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           30                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           30                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1059200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1059200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.002379                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.002379                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 35306.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 35306.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      6540067                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6540067                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data       306073                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total       306073                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      1231026                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      1231026                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      7065666                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       7065666                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 407008346800                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 407008346800                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13605733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13605733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.519315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.519315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57603.677672                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57603.677672                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      5039881                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      5039881                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       187653                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       187653                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2025785                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2025785                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          294                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          294                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 114577786000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 114577786000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     58877200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     58877200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.148892                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.148892                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56559.697105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56559.697105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 200262.585034                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 200262.585034                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data        11953                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total        11953                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data         7773                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total         7773                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data          437                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total          437                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data        12390                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total        12390                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.035270                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.035270                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data          396                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total          396                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data     16859200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total     16859200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.031961                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.031961                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 42573.737374                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 42573.737374                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         2015                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          2015                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data            3                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total            3                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data         1338                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total         1338                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          270                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          270                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2285                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2285                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.118162                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.118162                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          214                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          214                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     10198000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     10198000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.093654                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.093654                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 47654.205607                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 47654.205607                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data        12298                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total        12298                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data         7770                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total         7770                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data        12298                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total        12298                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       184800                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       184800                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        61600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        61600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       180000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       180000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        60000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        60000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           45                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           45                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            6                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            6                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         2092                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         2092                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     61305093                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     61305093                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.978942                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.978942                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 29304.537763                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29304.537763                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data           46                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           46                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8           44                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total           44                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         2046                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         2046                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     56007893                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     56007893                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.957417                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.957417                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 27374.336755                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 27374.336755                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       467650                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         467650                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data         1940                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total         1940                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data        57424                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total        57424                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        12012                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        12012                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    555058034                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    555058034                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       479662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       479662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.025043                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.025043                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46208.627539                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46208.627539                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         9286                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         9286                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8          384                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total          384                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2726                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2726                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          253                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          253                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    119640437                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    119640437                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005683                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005683                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43888.641599                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43888.641599                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      2030557                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       188081                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1243160                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             343                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          308016                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.196455                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999303                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.620879                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.620446                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999722                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       679858                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR        66852                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              7                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            746717                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.600660                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       235776                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       390867                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand         6734                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          4652                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage          355                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        12154                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified      2678983                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill      9429381                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10440128                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2528129                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.129587                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   398.626534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   113.373466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.778567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.221433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           43                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          469                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          304                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.083984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.916016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          120985265                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         120985265                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5012108                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             257041224                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7009974                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6374690                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 183501                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2844328                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6380                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               37953225                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                295963                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             479473                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       43124141                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9159929                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3360615                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     274894022                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  379592                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      19029                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                22376                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7222                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         2944                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6635                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  12648914                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4673                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      312                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          275621497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.158752                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.598809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                253955117     92.14%     92.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  8498939      3.08%     95.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4245881      1.54%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  8921560      3.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            275621497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.033154                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.156087                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       12635194                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12635194                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12635194                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12635194                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        13660                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           13660                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        13660                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          13660                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    567635866                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    567635866                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    567635866                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    567635866                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12648854                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12648854                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12648854                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12648854                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001080                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001080                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001080                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001080                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 41554.602196                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 41554.602196                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 41554.602196                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 41554.602196                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       179156                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets           54                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2329                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      76.924002                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets           54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        11876                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             11876                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1785                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1785                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1785                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1785                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        11875                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        11875                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        11875                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        11875                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    496231891                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    496231891                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    496231891                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    496231891                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000939                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000939                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 41787.948716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 41787.948716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 41787.948716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 41787.948716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  11876                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12635194                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12635194                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        13660                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         13660                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    567635866                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    567635866                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12648854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12648854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001080                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001080                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 41554.602196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 41554.602196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1785                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1785                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        11875                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        11875                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    496231891                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    496231891                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 41787.948716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 41787.948716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15361760                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              12388                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1240.051663                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          173                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          295                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          101202708                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         101202708                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    183501                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   13499973                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 99213577                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               37263220                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 14988505                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  524263                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 18789                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    938698                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 97177536                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            298                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         162393                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        21282                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               183675                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 33248204                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                33210296                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  24704516                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  53106264                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.120204                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.465190                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       17937                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2069072                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   32                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 298                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  29709                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2206                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2845                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12905032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             82.854268                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.095517                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                5838346     45.24%     45.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                14973      0.12%     45.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                43545      0.34%     45.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               472934      3.66%     49.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  554      0.00%     49.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  137      0.00%     49.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  807      0.01%     49.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1314      0.01%     49.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   70      0.00%     49.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  107      0.00%     49.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                192      0.00%     49.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                448      0.00%     49.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              12824      0.10%     49.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              98063      0.76%     50.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             305745      2.37%     52.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            5382904     41.71%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             726728      5.63%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3800      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1166      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              293      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12905032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          5                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   12171                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        189                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                  14670931                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                  235192                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                   506874                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                    246                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                        260                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                      2116                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                1120                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses              14906123                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses               507120                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                      15177805                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                      235438                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                  15413243                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                223262                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor       223262                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            3                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          247                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore        94521                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples       128741                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean    10.632200                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev   803.169921                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383       128719     99.98%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151           10      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total       128741                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples          427                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 29423.887588                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 14359.291878                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 37936.934211                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383          265     62.06%     62.06% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767           30      7.03%     69.09% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151           20      4.68%     73.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535           72     16.86%     90.63% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919           17      3.98%     94.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::81920-98303            1      0.23%     94.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687            1      0.23%     95.08% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071            6      1.41%     96.49% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223           14      3.28%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607            1      0.23%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total          427                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 110504081200                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.300597                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.459458                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0  77314897200     69.97%     69.97% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1  33166271200     30.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2     21793600      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3       177600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4       280800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5        96000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6       122000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7        81200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8        31600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9        63200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10        32800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       198800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12          800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13         1600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14          400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::15        32400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 110504081200                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB          247     96.86%     96.86% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB            5      1.96%     98.82% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB            3      1.18%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total          255                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data       223262                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total       223262                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data          255                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total          255                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total       223517                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                  12648584                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    1619                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       1346                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                      2116                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                  65                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses              12650203                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                      12648584                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        1619                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                  12650203                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                   986                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor          982                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          709                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore           67                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples          919                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean   684.221980                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  4544.143352                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095          883     96.08%     96.08% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::4096-8191           19      2.07%     98.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::8192-12287            7      0.76%     98.91% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::12288-16383            3      0.33%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::20480-24575            2      0.22%     99.46% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-53247            1      0.11%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::53248-57343            2      0.22%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            1      0.11%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::61440-65535            1      0.11%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total          919                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples          776                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 19691.752577                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 12035.006584                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 24293.216024                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          611     78.74%     78.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           19      2.45%     81.19% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151            2      0.26%     81.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          127     16.37%     97.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919            8      1.03%     98.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            1      0.13%     98.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            3      0.39%     99.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            1      0.13%     99.48% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            4      0.52%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total          776                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   1858967312                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.954400                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.209065                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0     84942800      4.57%      4.57% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   1773849712     95.42%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       174800      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   1858967312                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB          709     99.44%     99.44% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB            4      0.56%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total          713                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst          982                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total          982                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst          713                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total          713                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         1695                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits             1291                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                1438                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               181                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                 337                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses            234855                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits                154                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses               92                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                 1019                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                2116                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries           646                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses          235192                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses            246                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            1619                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                    1929                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                235128                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses              237057                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 157320177800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 183501                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7939606                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               198605544                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1829040                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9669655                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              57394151                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               37406077                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                206924                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              10844365                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               30083561                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               52359042                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 156795                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             137                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            51357986                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    69799574                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 47283396                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1175                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              44511542                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6846447                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  117408                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               18652                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12691277                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        311772166                       # The number of ROB reads (Count)
system.cpu.rob.writes                        74916603                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 31873916                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   32427770                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   238                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  238                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  225                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 225                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio           82                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          844                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          926                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      926                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          164                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          844                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1008                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1008                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              783600                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy                47000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              701000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker       256640                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker          723                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   4133                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 153966                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        45824                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    461286                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker       256640                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker          723                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  4133                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                153966                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        45824                       # number of overall hits (Count)
system.l2.overallHits::total                   461286                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker          101                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          150                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 7742                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1875025                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher       450619                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2333637                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker          101                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          150                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                7742                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1875025                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher       450619                       # number of overall misses (Count)
system.l2.overallMisses::total                2333637                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker      5972705                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker      8861862                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       449550400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    109299538000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  26757113908                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       136521036875                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker      5972705                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker      8861862                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      449550400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   109299538000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  26757113908                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      136521036875                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker       256741                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker          873                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              11875                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2028991                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher       496443                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2794923                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker       256741                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker          873                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             11875                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2028991                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher       496443                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2794923                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000393                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.171821                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.651958                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.924117                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.907695                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.834956                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000393                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.171821                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.651958                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.924117                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.907695                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.834956                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 59135.693069                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 59079.080000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58066.442780                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58292.309703                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 59378.574601                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58501.402264                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 59135.693069                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 59079.080000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58066.442780                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58292.309703                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 59378.574601                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58501.402264                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7313                       # number of writebacks (Count)
system.l2.writebacks::total                      7313                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker          101                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          149                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             7740                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1875025                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher       450619                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2333634                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker          101                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          149                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            7740                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1875025                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher       450619                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2333634                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data          547                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total           547                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker      5114705                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker      7538262                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    383811400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  93361917000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  22927825126                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   116686206493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker      5114705                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker      7538262                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    383811400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  93361917000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  22927825126                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  116686206493                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     55440800                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     55440800                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000393                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.170676                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.651789                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.924117                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.907695                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.834955                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000393                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.170676                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.651789                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.924117                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.907695                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.834955                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50640.643564                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50592.362416                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49588.036176                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49792.358502                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50880.733227                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 50001.931105                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50640.643564                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50592.362416                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49588.036176                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49792.358502                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50880.733227                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 50001.931105                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 101354.296161                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 101354.296161                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                        2369905                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            239                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               239                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         1944                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            1944                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         2183                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          2183                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.890518                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.890518                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         1944                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         1944                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     34640600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     34640600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.890518                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.890518                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17819.238683                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17819.238683                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            4133                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               4133                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          7742                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             7742                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    449550400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    449550400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        11875                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          11875                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.651958                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.651958                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58066.442780                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58066.442780                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         7740                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         7740                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    383811400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    383811400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.651789                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.651789                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49588.036176                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49588.036176                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                963                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   963                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1999                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1999                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    117428400                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      117428400                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2962                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2962                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.674882                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.674882                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 58743.571786                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 58743.571786                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1999                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1999                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    100486200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    100486200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.674882                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.674882                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50268.234117                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50268.234117                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker       256640                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker          723                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                  257363                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker          101                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          150                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                   251                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker      5972705                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker      8861862                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total         14834567                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker       256741                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker          873                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total              257614                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000393                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.171821                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000974                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 59135.693069                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 59079.080000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  59101.860558                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker          101                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          149                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total               250                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data          294                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total          294                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker      5114705                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker      7538262                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total     12652967                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     55440800                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     55440800                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000393                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.170676                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000970                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50640.643564                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50592.362416                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50611.868000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 188574.149660                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 188574.149660                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         153003                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        45824                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            198827                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1873026                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher       450619                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2323645                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 109182109600                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  26757113908                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 135939223508                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      2026029                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher       496443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2522472                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.924481                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.907695                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.921178                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58291.828090                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 59378.574601                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58502.578280                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      1873026                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher       450619                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2323645                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  93261430800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  22927825126                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 116189255926                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.924481                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.907695                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.921178                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49791.850620                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50880.733227                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 50003.015059                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                19                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   19                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        25200                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         25200                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            29                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               29                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.344828                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.344828                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data         2520                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total         2520                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       172800                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       172800                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.344828                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.344828                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        17280                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        17280                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          253                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          253                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks      2524665                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          2524665                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      2524665                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      2524665                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        14752                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            14752                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        14752                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        14752                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.946000                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5355268                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2374240                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.255571                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      40.005241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     2.267013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.538388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        19.873617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3230.375670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   802.886072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009767                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000553                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.004852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.788666                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.196017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            410                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             48                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3638                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  107                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  283                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   38                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::3                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  193                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1177                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2202                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   66                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.100098                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.011719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.888184                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   23716352                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  23716352                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker         6464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker         9536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           495424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        120001600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     28839616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           149352640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       495424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          495424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       468032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           468032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker          101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          149                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              7741                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           1875025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher       450619                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              2333635                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks           7313                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                7313                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker        58491                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker        86288                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst             4482943                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1085858356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    260961004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1351447082                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         4482943                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            4482943                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          4235081                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               4235081                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          4235081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker        58491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker        86288                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            4482943                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1085858356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    260961004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1355682162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  294                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2331930                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 253                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                253                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7313                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2328798                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                10                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1999                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1999                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2331636                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           1944                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          926                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio          168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      7005335                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      7006429                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7006429                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         1008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio          336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    149820672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    149822016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                149822016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2788450                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2788450    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2788450                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              878400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             129200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy         7022209770                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11669016000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5124316                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2336477                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq              258239                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            2792587                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                253                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               253                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        22065                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      2524741                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2362592                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               29                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2962                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2962                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          11875                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2522472                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          2183                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         2183                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35627                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7584195                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         1847                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port       513712                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                8135381                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1520128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    323396608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         6984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      2053928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               326977648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2370236                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    470680                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5168110                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006629                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.081162                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 5133857     99.34%     99.34% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   34247      0.66%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       6      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5168110                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 832368856800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4433689001                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          14256387                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3031810775                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            780095                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         205589776                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5079589                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2539905                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           33794                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        33788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
