INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../axi_config_tb.cpp in debug mode
   Compiling ../../../axi_config.cpp in debug mode
   Generating csim.exe
Entrada : 1 Salida: 1
Testbench exitoso!
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
