

Implementation tool: Xilinx Vivado v.2018.2
Project:             hls8BitFloatMod
Solution:            Lenet_100MHz
Device target:       xc7a100tcsg324-1
Report date:         Wed Dec 12 12:18:37 EST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1926
LUT:           4272
FF:            4537
DSP:             15
BRAM:           224
SRL:              5
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.239
CP achieved post-implementation:    9.413
Timing met
