#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000a3e490 .scope module, "main" "main" 2 2;
 .timescale 0 0;
v0000000000a974b0_0 .var "CLK", 0 0;
v0000000000a97c30_0 .net "PC", 7 0, L_0000000000a981d0;  1 drivers
v0000000000a96e70_0 .var "RESET", 0 0;
v0000000000a97cd0_0 .var "aSelect", 0 0;
v0000000000a975f0_0 .net "aluResult", 7 0, L_0000000000a25cc0;  1 drivers
v0000000000a97370_0 .var "aluSel", 2 0;
v0000000000a97410_0 .var "bSelect", 0 0;
v0000000000a96ab0_0 .net "dataOne", 7 0, L_0000000000a192a0;  1 drivers
o0000000000a44498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000a96470_0 .net "dataOneI", 7 0, o0000000000a44498;  0 drivers
v0000000000a96f10_0 .net "dataOneReg", 7 0, L_0000000000a25d30;  1 drivers
v0000000000a97690_0 .net "dataTwo", 7 0, L_0000000000a19230;  1 drivers
v0000000000a97e10_0 .var "iSelect", 0 0;
v0000000000a96150_0 .var "inAddr", 2 0;
v0000000000a961f0_0 .net "ins", 31 0, L_0000000000a987f0;  1 drivers
v0000000000a96fb0_0 .net "outOne", 7 0, L_0000000000a985c0;  1 drivers
v0000000000a96290_0 .var "outOneAddr", 2 0;
v0000000000a96510_0 .net "outOneComp", 7 0, L_00000000009e3230;  1 drivers
v0000000000a97550_0 .net "outTwo", 7 0, L_0000000000a98550;  1 drivers
v0000000000a96650_0 .var "outTwoAddr", 2 0;
v0000000000a966f0_0 .net "outTwoComp", 7 0, L_0000000000a98160;  1 drivers
v0000000000a97050_0 .var "regWriteEn", 0 0;
S_0000000000a1cb70 .scope module, "compA" "compTwo" 2 30, 2 162 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "IN"
L_00000000009e3230 .functor BUFZ 8, v0000000000a3f6e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a3f460_0 .net "IN", 7 0, L_0000000000a985c0;  alias, 1 drivers
v0000000000a3e920_0 .net "OUT", 7 0, L_00000000009e3230;  alias, 1 drivers
v0000000000a3f6e0_0 .var "R", 7 0;
E_0000000000a2e910 .event edge, v0000000000a3f460_0;
S_0000000000a1ccf0 .scope module, "compB" "compTwo" 2 31, 2 162 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "IN"
L_0000000000a98160 .functor BUFZ 8, v0000000000a3f500_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a3f0a0_0 .net "IN", 7 0, L_0000000000a98550;  alias, 1 drivers
v0000000000a3f140_0 .net "OUT", 7 0, L_0000000000a98160;  alias, 1 drivers
v0000000000a3f500_0 .var "R", 7 0;
E_0000000000a2e550 .event edge, v0000000000a3f0a0_0;
S_00000000009e2f30 .scope module, "muxA" "mux8" 2 25, 2 150 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /INPUT 1 "S"
L_0000000000a25d30 .functor BUFZ 8, v0000000000a3f000_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a3ed80_0 .net "A", 7 0, L_0000000000a985c0;  alias, 1 drivers
v0000000000a3f1e0_0 .net "B", 7 0, L_00000000009e3230;  alias, 1 drivers
v0000000000a3eec0_0 .net "OUT", 7 0, L_0000000000a25d30;  alias, 1 drivers
v0000000000a3f000_0 .var "R", 7 0;
v0000000000a3f280_0 .net "S", 0 0, v0000000000a97cd0_0;  1 drivers
E_0000000000a2ea50 .event edge, v0000000000a3f280_0;
S_00000000009e30b0 .scope module, "muxB" "mux8" 2 26, 2 150 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /INPUT 1 "S"
L_0000000000a19230 .functor BUFZ 8, v0000000000a3f3c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a3ef60_0 .net "A", 7 0, L_0000000000a98550;  alias, 1 drivers
v0000000000a3f320_0 .net "B", 7 0, L_0000000000a98160;  alias, 1 drivers
v0000000000a3f5a0_0 .net "OUT", 7 0, L_0000000000a19230;  alias, 1 drivers
v0000000000a3f3c0_0 .var "R", 7 0;
v0000000000a3f780_0 .net "S", 0 0, v0000000000a97410_0;  1 drivers
E_0000000000a249a0 .event edge, v0000000000a3f780_0;
S_0000000000a18f30 .scope module, "muxImd" "mux8" 2 27, 2 150 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /INPUT 1 "S"
L_0000000000a192a0 .functor BUFZ 8, v0000000000a3eba0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a3e9c0_0 .net "A", 7 0, L_0000000000a25d30;  alias, 1 drivers
v0000000000a3ea60_0 .net "B", 7 0, o0000000000a44498;  alias, 0 drivers
v0000000000a3eb00_0 .net "OUT", 7 0, L_0000000000a192a0;  alias, 1 drivers
v0000000000a3eba0_0 .var "R", 7 0;
v0000000000a3ec40_0 .net "S", 0 0, v0000000000a97e10_0;  1 drivers
E_0000000000a254a0 .event edge, v0000000000a3ec40_0;
S_0000000000a190b0 .scope module, "myALU" "ALU" 2 22, 2 131 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "result"
    .port_info 1 /INPUT 8 "dataA"
    .port_info 2 /INPUT 8 "dataB"
    .port_info 3 /INPUT 3 "select"
L_0000000000a25cc0 .functor BUFZ 8, v0000000000a3ece0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a3ece0_0 .var "R", 7 0;
v0000000000a96330_0 .net "dataA", 7 0, L_0000000000a192a0;  alias, 1 drivers
v0000000000a963d0_0 .net "dataB", 7 0, L_0000000000a19230;  alias, 1 drivers
v0000000000a96bf0_0 .net "result", 7 0, L_0000000000a25cc0;  alias, 1 drivers
v0000000000a965b0_0 .net "select", 2 0, v0000000000a97370_0;  1 drivers
E_0000000000a24820 .event edge, v0000000000a965b0_0;
S_0000000000a259c0 .scope module, "myInst" "instReg" 2 37, 2 76 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "inst"
    .port_info 1 /INPUT 8 "instAddr"
    .port_info 2 /INPUT 1 "CLK"
L_0000000000a987f0 .functor BUFZ 32, v0000000000a97730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000a970f0_0 .net "CLK", 0 0, v0000000000a974b0_0;  1 drivers
v0000000000a97730_0 .var "currInst", 31 0;
v0000000000a96c90_0 .net "inst", 31 0, L_0000000000a987f0;  alias, 1 drivers
v0000000000a97f50_0 .net "instAddr", 7 0, L_0000000000a981d0;  alias, 1 drivers
v0000000000a96790 .array "memory", 0 31, 255 0;
E_0000000000a24e60 .event posedge, v0000000000a970f0_0;
S_0000000000a25b40 .scope module, "myPC" "programCounter" 2 40, 2 107 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RESET"
L_0000000000a981d0 .functor BUFZ 8, v0000000000a97910_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a97190_0 .net "CLK", 0 0, v0000000000a974b0_0;  alias, 1 drivers
v0000000000a979b0_0 .net "OUT", 7 0, L_0000000000a981d0;  alias, 1 drivers
v0000000000a97870_0 .net "RESET", 0 0, v0000000000a96e70_0;  1 drivers
v0000000000a97910_0 .var "pc", 7 0;
E_0000000000a255a0 .event posedge, v0000000000a97870_0;
S_0000000000a1fa10 .scope module, "myReg" "regFile" 2 34, 2 173 0, S_0000000000a3e490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "regIn"
    .port_info 1 /OUTPUT 8 "regOutA"
    .port_info 2 /OUTPUT 8 "regOutB"
    .port_info 3 /INPUT 3 "regAddrIn"
    .port_info 4 /INPUT 3 "regAddrA"
    .port_info 5 /INPUT 3 "regAddrB"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE_EN"
L_0000000000a98320 .functor AND 1, v0000000000a974b0_0, v0000000000a97050_0, C4<1>, C4<1>;
L_0000000000a985c0 .functor BUFZ 8, v0000000000a96970_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000a98550 .functor BUFZ 8, v0000000000a97230_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a96970_0 .var "A", 7 0;
v0000000000a97230_0 .var "B", 7 0;
v0000000000a96b50_0 .net "CLK", 0 0, v0000000000a974b0_0;  alias, 1 drivers
v0000000000a97ff0_0 .net "RESET", 0 0, v0000000000a96e70_0;  alias, 1 drivers
v0000000000a96830_0 .net "WRITE_EN", 0 0, v0000000000a97050_0;  1 drivers
v0000000000a968d0_0 .var/i "i", 31 0;
v0000000000a97b90_0 .net "regAddrA", 2 0, v0000000000a96290_0;  1 drivers
v0000000000a96a10_0 .net "regAddrB", 2 0, v0000000000a96650_0;  1 drivers
v0000000000a97af0_0 .net "regAddrIn", 2 0, v0000000000a96150_0;  1 drivers
v0000000000a96d30_0 .net "regIn", 7 0, L_0000000000a25cc0;  alias, 1 drivers
v0000000000a972d0_0 .net "regOutA", 7 0, L_0000000000a985c0;  alias, 1 drivers
v0000000000a96dd0_0 .net "regOutB", 7 0, L_0000000000a98550;  alias, 1 drivers
v0000000000a97eb0 .array "registers", 0 7, 7 0;
v0000000000a97a50_0 .net "writeEnable", 0 0, L_0000000000a98320;  1 drivers
E_0000000000a246e0 .event negedge, v0000000000a970f0_0;
    .scope S_0000000000a190b0;
T_0 ;
    %wait E_0000000000a24820;
    %load/vec4 v0000000000a965b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000a3ece0_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000000000a96330_0;
    %store/vec4 v0000000000a3ece0_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000000000a96330_0;
    %load/vec4 v0000000000a963d0_0;
    %add;
    %store/vec4 v0000000000a3ece0_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000000000a96330_0;
    %load/vec4 v0000000000a963d0_0;
    %and;
    %store/vec4 v0000000000a3ece0_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000000000a96330_0;
    %load/vec4 v0000000000a963d0_0;
    %or;
    %store/vec4 v0000000000a3ece0_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009e2f30;
T_1 ;
    %wait E_0000000000a2ea50;
    %load/vec4 v0000000000a3f280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0000000000a3ed80_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000000a3f1e0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0000000000a3f000_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009e30b0;
T_2 ;
    %wait E_0000000000a249a0;
    %load/vec4 v0000000000a3f780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0000000000a3ef60_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000000000a3f320_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0000000000a3f3c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a18f30;
T_3 ;
    %wait E_0000000000a254a0;
    %load/vec4 v0000000000a3ec40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0000000000a3e9c0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0000000000a3ea60_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0000000000a3eba0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a1cb70;
T_4 ;
    %wait E_0000000000a2e910;
    %load/vec4 v0000000000a3f460_0;
    %muli 255, 0, 8;
    %assign/vec4 v0000000000a3f6e0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a1ccf0;
T_5 ;
    %wait E_0000000000a2e550;
    %load/vec4 v0000000000a3f0a0_0;
    %muli 255, 0, 8;
    %assign/vec4 v0000000000a3f500_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000a1fa10;
T_6 ;
    %wait E_0000000000a246e0;
    %load/vec4 v0000000000a97a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000000a96d30_0;
    %load/vec4 v0000000000a97af0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a97eb0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000a1fa10;
T_7 ;
    %wait E_0000000000a24e60;
    %load/vec4 v0000000000a97b90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000000a97eb0, 4;
    %assign/vec4 v0000000000a96970_0, 0;
    %load/vec4 v0000000000a96a10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000000a97eb0, 4;
    %assign/vec4 v0000000000a97230_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000a1fa10;
T_8 ;
    %wait E_0000000000a255a0;
    %vpi_call 2 204 "$display", "Register reset" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a968d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000a968d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000000a968d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a97eb0, 0, 4;
    %load/vec4 v0000000000a968d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000a968d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000a259c0;
T_9 ;
    %pushi/vec4 0, 0, 256;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a96790, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a96790, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a96790, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a96790, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000000000a259c0;
T_10 ;
    %wait E_0000000000a24e60;
    %vpi_call 2 99 "$display", "Current Instruction  is %b", &A<v0000000000a96790, v0000000000a97f50_0 > {0 0 0};
    %ix/getv 4, v0000000000a97f50_0;
    %load/vec4a v0000000000a96790, 4;
    %pad/u 32;
    %assign/vec4 v0000000000a97730_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000a25b40;
T_11 ;
    %wait E_0000000000a24e60;
    %load/vec4 v0000000000a97910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000a97910_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000a25b40;
T_12 ;
    %wait E_0000000000a255a0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000a97910_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000a3e490;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000a96290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000a96650_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000a96150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a96e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a97050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a97cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a97410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a97e10_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000a96e70_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a96e70_0, 0;
    %delay 8, 0;
    %delay 4, 0;
    %delay 50, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000a3e490;
T_14 ;
    %delay 4, 0;
    %load/vec4 v0000000000a974b0_0;
    %inv;
    %store/vec4 v0000000000a974b0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
