{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747852330647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747852330647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 15:32:10 2025 " "Processing started: Wed May 21 15:32:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747852330647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747852330647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atividade12 -c atividade12 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off atividade12 -c atividade12 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747852330647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747852331061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747852331061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdescidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdescidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopdescidaD-behavior " "Found design unit 1: flipflopdescidaD-behavior" {  } { { "flipflopdescidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopdescidaD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341695 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopdescidaD " "Found entity 1: flipflopdescidaD" {  } { { "flipflopdescidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopdescidaD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852341695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopsubidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopsubidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopsubidaD-behavior " "Found design unit 1: flipflopsubidaD-behavior" {  } { { "flipflopsubidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopsubidaD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341695 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopsubidaD " "Found entity 1: flipflopsubidaD" {  } { { "flipflopsubidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopsubidaD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852341695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "late.vhd 2 1 " "Found 2 design units, including 1 entities, in source file late.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 late-behavior " "Found design unit 1: late-behavior" {  } { { "late.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/late.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341704 ""} { "Info" "ISGN_ENTITY_NAME" "1 late " "Found entity 1: late" {  } { { "late.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/late.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852341704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoteffd.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pacoteffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pacoteffd " "Found design unit 1: Pacoteffd" {  } { { "pacoteffd.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/pacoteffd.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852341704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atividade12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atividade12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atividade12-behavior " "Found design unit 1: atividade12-behavior" {  } { { "atividade12.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341710 ""} { "Info" "ISGN_ENTITY_NAME" "1 atividade12 " "Found entity 1: atividade12" {  } { { "atividade12.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852341710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852341710 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "flipflopsubidaD atividade12.vhd(16) " "VHDL error at atividade12.vhd(16): object \"flipflopsubidaD\" is used but not declared" {  } { { "atividade12.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1747852341712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747852341854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 21 15:32:21 2025 " "Processing ended: Wed May 21 15:32:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747852341854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747852341854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747852341854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747852341854 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 1  " "Quartus Prime Flow was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747852342512 ""}
