// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fast_accel_fast_accel_Pipeline_VITIS_LOOP_55_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        sext_ln55_1,
        sext_ln55,
        IMG_address0,
        IMG_ce0,
        IMG_q0,
        IMG_address1,
        IMG_ce1,
        IMG_q1,
        IMG_address2,
        IMG_ce2,
        IMG_q2,
        IMG_address3,
        IMG_ce3,
        IMG_q3,
        IMG_address4,
        IMG_ce4,
        IMG_q4,
        IMG_address5,
        IMG_ce5,
        IMG_q5,
        IMG_address6,
        IMG_ce6,
        IMG_q6,
        IMG_address7,
        IMG_ce7,
        IMG_q7,
        IMG_address8,
        IMG_ce8,
        IMG_q8,
        IMG_address9,
        IMG_ce9,
        IMG_q9,
        IMG_address10,
        IMG_ce10,
        IMG_q10,
        IMG_address11,
        IMG_ce11,
        IMG_q11,
        IMG_address12,
        IMG_ce12,
        IMG_q12,
        IMG_address13,
        IMG_ce13,
        IMG_q13,
        IMG_address14,
        IMG_ce14,
        IMG_q14,
        IMG_address15,
        IMG_ce15,
        IMG_q15,
        threshold,
        rows
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [61:0] sext_ln55_1;
input  [61:0] sext_ln55;
output  [13:0] IMG_address0;
output   IMG_ce0;
input  [31:0] IMG_q0;
output  [13:0] IMG_address1;
output   IMG_ce1;
input  [31:0] IMG_q1;
output  [13:0] IMG_address2;
output   IMG_ce2;
input  [31:0] IMG_q2;
output  [13:0] IMG_address3;
output   IMG_ce3;
input  [31:0] IMG_q3;
output  [13:0] IMG_address4;
output   IMG_ce4;
input  [31:0] IMG_q4;
output  [13:0] IMG_address5;
output   IMG_ce5;
input  [31:0] IMG_q5;
output  [13:0] IMG_address6;
output   IMG_ce6;
input  [31:0] IMG_q6;
output  [13:0] IMG_address7;
output   IMG_ce7;
input  [31:0] IMG_q7;
output  [13:0] IMG_address8;
output   IMG_ce8;
input  [31:0] IMG_q8;
output  [13:0] IMG_address9;
output   IMG_ce9;
input  [31:0] IMG_q9;
output  [13:0] IMG_address10;
output   IMG_ce10;
input  [31:0] IMG_q10;
output  [13:0] IMG_address11;
output   IMG_ce11;
input  [31:0] IMG_q11;
output  [13:0] IMG_address12;
output   IMG_ce12;
input  [31:0] IMG_q12;
output  [13:0] IMG_address13;
output   IMG_ce13;
input  [31:0] IMG_q13;
output  [13:0] IMG_address14;
output   IMG_ce14;
input  [31:0] IMG_q14;
output  [13:0] IMG_address15;
output   IMG_ce15;
input  [31:0] IMG_q15;
input  [31:0] threshold;
input  [31:0] rows;

reg ap_idle;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_RREADY;
reg IMG_ce0;
reg IMG_ce1;
reg IMG_ce2;
reg IMG_ce3;
reg IMG_ce4;
reg IMG_ce5;
reg IMG_ce6;
reg IMG_ce7;
reg IMG_ce8;
reg IMG_ce9;
reg IMG_ce10;
reg IMG_ce11;
reg IMG_ce12;
reg IMG_ce13;
reg IMG_ce14;
reg IMG_ce15;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
reg   [0:0] icmp_ln55_reg_1532;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter15_reg;
reg    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln55_fu_407_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_W;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_R;
reg   [0:0] phi_ln82_reg_362;
reg   [0:0] phi_ln82_reg_362_pp0_iter20_reg;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] phi_ln82_reg_362_pp0_iter21_reg;
reg   [0:0] phi_ln82_reg_362_pp0_iter22_reg;
reg   [0:0] phi_ln82_reg_362_pp0_iter23_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter2_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter3_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter4_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter5_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter6_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter7_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter8_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter9_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter10_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter11_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter12_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter13_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter14_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter16_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter17_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter18_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter19_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter20_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter21_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter22_reg;
reg   [0:0] icmp_ln55_reg_1532_pp0_iter23_reg;
wire   [0:0] icmp_ln174_2_fu_619_p2;
reg   [0:0] icmp_ln174_2_reg_1621;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter1_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter2_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter3_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter4_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter5_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter6_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter7_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter8_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter9_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter10_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter11_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter12_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter13_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter14_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter15_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter16_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter17_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter18_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter19_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter20_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter21_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter22_reg;
reg   [0:0] icmp_ln174_2_reg_1621_pp0_iter23_reg;
reg   [31:0] pixel_border_reg_1626;
reg   [31:0] pixel_border_reg_1626_pp0_iter2_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter3_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter4_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter5_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter6_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter7_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter8_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter9_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter10_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter11_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter12_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter13_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter14_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter15_reg;
reg   [31:0] pixel_border_reg_1626_pp0_iter16_reg;
reg   [31:0] pixel_border_1_reg_1631;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter2_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter3_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter4_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter5_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter6_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter7_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter8_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter9_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter10_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter11_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter12_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter13_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter14_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter15_reg;
reg   [31:0] pixel_border_1_reg_1631_pp0_iter16_reg;
reg   [31:0] pixel_border_2_reg_1636;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter2_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter3_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter4_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter5_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter6_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter7_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter8_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter9_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter10_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter11_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter12_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter13_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter14_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter15_reg;
reg   [31:0] pixel_border_2_reg_1636_pp0_iter16_reg;
reg   [31:0] pixel_border_3_reg_1641;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter2_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter3_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter4_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter5_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter6_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter7_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter8_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter9_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter10_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter11_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter12_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter13_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter14_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter15_reg;
reg   [31:0] pixel_border_3_reg_1641_pp0_iter16_reg;
reg   [31:0] pixel_border_4_reg_1646;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter2_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter3_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter4_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter5_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter6_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter7_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter8_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter9_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter10_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter11_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter12_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter13_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter14_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter15_reg;
reg   [31:0] pixel_border_4_reg_1646_pp0_iter16_reg;
reg   [31:0] pixel_border_5_reg_1651;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter2_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter3_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter4_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter5_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter6_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter7_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter8_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter9_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter10_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter11_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter12_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter13_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter14_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter15_reg;
reg   [31:0] pixel_border_5_reg_1651_pp0_iter16_reg;
reg   [31:0] pixel_border_6_reg_1656;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter2_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter3_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter4_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter5_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter6_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter7_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter8_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter9_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter10_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter11_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter12_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter13_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter14_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter15_reg;
reg   [31:0] pixel_border_6_reg_1656_pp0_iter16_reg;
reg   [31:0] pixel_border_7_reg_1661;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter2_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter3_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter4_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter5_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter6_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter7_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter8_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter9_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter10_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter11_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter12_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter13_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter14_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter15_reg;
reg   [31:0] pixel_border_7_reg_1661_pp0_iter16_reg;
reg   [31:0] pixel_border_8_reg_1666;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter2_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter3_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter4_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter5_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter6_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter7_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter8_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter9_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter10_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter11_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter12_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter13_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter14_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter15_reg;
reg   [31:0] pixel_border_8_reg_1666_pp0_iter16_reg;
reg   [31:0] pixel_border_9_reg_1671;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter2_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter3_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter4_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter5_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter6_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter7_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter8_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter9_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter10_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter11_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter12_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter13_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter14_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter15_reg;
reg   [31:0] pixel_border_9_reg_1671_pp0_iter16_reg;
reg   [31:0] pixel_border_10_reg_1676;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter2_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter3_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter4_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter5_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter6_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter7_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter8_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter9_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter10_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter11_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter12_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter13_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter14_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter15_reg;
reg   [31:0] pixel_border_10_reg_1676_pp0_iter16_reg;
reg   [31:0] pixel_border_11_reg_1681;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter2_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter3_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter4_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter5_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter6_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter7_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter8_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter9_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter10_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter11_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter12_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter13_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter14_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter15_reg;
reg   [31:0] pixel_border_11_reg_1681_pp0_iter16_reg;
reg   [31:0] pixel_border_12_reg_1686;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter2_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter3_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter4_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter5_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter6_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter7_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter8_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter9_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter10_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter11_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter12_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter13_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter14_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter15_reg;
reg   [31:0] pixel_border_12_reg_1686_pp0_iter16_reg;
reg   [31:0] pixel_border_13_reg_1691;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter2_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter3_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter4_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter5_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter6_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter7_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter8_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter9_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter10_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter11_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter12_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter13_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter14_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter15_reg;
reg   [31:0] pixel_border_13_reg_1691_pp0_iter16_reg;
reg   [31:0] pixel_border_14_reg_1696;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter2_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter3_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter4_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter5_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter6_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter7_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter8_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter9_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter10_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter11_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter12_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter13_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter14_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter15_reg;
reg   [31:0] pixel_border_14_reg_1696_pp0_iter16_reg;
reg   [31:0] pixel_border_15_reg_1701;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter2_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter3_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter4_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter5_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter6_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter7_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter8_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter9_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter10_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter11_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter12_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter13_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter14_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter15_reg;
reg   [31:0] pixel_border_15_reg_1701_pp0_iter16_reg;
reg   [31:0] pixel_in_reg_1706;
wire   [31:0] sub_ln82_fu_636_p2;
reg   [31:0] sub_ln82_reg_1726;
wire   [31:0] sub_ln88_fu_640_p2;
reg   [31:0] sub_ln88_reg_1733;
wire   [31:0] sub_ln94_fu_644_p2;
reg   [31:0] sub_ln94_reg_1740;
wire   [31:0] sub_ln100_fu_648_p2;
reg   [31:0] sub_ln100_reg_1747;
wire   [31:0] sub_ln110_fu_652_p2;
reg   [31:0] sub_ln110_reg_1754;
wire   [31:0] sub_ln115_fu_656_p2;
reg   [31:0] sub_ln115_reg_1761;
wire   [31:0] sub_ln120_fu_660_p2;
reg   [31:0] sub_ln120_reg_1768;
wire   [31:0] sub_ln125_fu_664_p2;
reg   [31:0] sub_ln125_reg_1775;
wire   [31:0] sub_ln130_fu_668_p2;
reg   [31:0] sub_ln130_reg_1782;
wire   [31:0] sub_ln135_fu_672_p2;
reg   [31:0] sub_ln135_reg_1789;
wire   [31:0] sub_ln140_fu_676_p2;
reg   [31:0] sub_ln140_reg_1796;
wire   [31:0] sub_ln145_fu_680_p2;
reg   [31:0] sub_ln145_reg_1803;
wire   [31:0] sub_ln150_fu_684_p2;
reg   [31:0] sub_ln150_reg_1810;
wire   [31:0] sub_ln155_fu_688_p2;
reg   [31:0] sub_ln155_reg_1817;
wire   [31:0] sub_ln160_fu_692_p2;
reg   [31:0] sub_ln160_reg_1824;
wire   [31:0] sub_ln165_fu_696_p2;
reg   [31:0] sub_ln165_reg_1831;
wire   [14:0] trunc_ln45_fu_700_p1;
wire   [0:0] icmp_ln82_fu_721_p2;
reg   [0:0] icmp_ln82_reg_1842;
wire   [0:0] icmp_ln88_fu_743_p2;
reg   [0:0] icmp_ln88_reg_1847;
wire   [0:0] icmp_ln94_fu_765_p2;
reg   [0:0] icmp_ln94_reg_1852;
wire   [0:0] icmp_ln100_fu_787_p2;
reg   [0:0] icmp_ln100_reg_1857;
wire   [0:0] icmp_ln110_fu_809_p2;
reg   [0:0] icmp_ln110_reg_1862;
reg   [0:0] icmp_ln110_reg_1862_pp0_iter19_reg;
wire   [0:0] icmp_ln115_fu_831_p2;
reg   [0:0] icmp_ln115_reg_1867;
reg   [0:0] icmp_ln115_reg_1867_pp0_iter19_reg;
wire   [0:0] icmp_ln120_fu_853_p2;
reg   [0:0] icmp_ln120_reg_1872;
reg   [0:0] icmp_ln120_reg_1872_pp0_iter19_reg;
reg   [0:0] icmp_ln120_reg_1872_pp0_iter20_reg;
wire   [0:0] icmp_ln125_fu_875_p2;
reg   [0:0] icmp_ln125_reg_1877;
reg   [0:0] icmp_ln125_reg_1877_pp0_iter19_reg;
reg   [0:0] icmp_ln125_reg_1877_pp0_iter20_reg;
wire   [0:0] icmp_ln130_fu_897_p2;
reg   [0:0] icmp_ln130_reg_1882;
reg   [0:0] icmp_ln130_reg_1882_pp0_iter19_reg;
reg   [0:0] icmp_ln130_reg_1882_pp0_iter20_reg;
wire   [0:0] icmp_ln135_fu_919_p2;
reg   [0:0] icmp_ln135_reg_1887;
reg   [0:0] icmp_ln135_reg_1887_pp0_iter19_reg;
reg   [0:0] icmp_ln135_reg_1887_pp0_iter20_reg;
reg   [0:0] icmp_ln135_reg_1887_pp0_iter21_reg;
wire   [0:0] icmp_ln140_fu_941_p2;
reg   [0:0] icmp_ln140_reg_1892;
reg   [0:0] icmp_ln140_reg_1892_pp0_iter19_reg;
reg   [0:0] icmp_ln140_reg_1892_pp0_iter20_reg;
reg   [0:0] icmp_ln140_reg_1892_pp0_iter21_reg;
wire   [0:0] icmp_ln145_fu_963_p2;
reg   [0:0] icmp_ln145_reg_1897;
reg   [0:0] icmp_ln145_reg_1897_pp0_iter19_reg;
reg   [0:0] icmp_ln145_reg_1897_pp0_iter20_reg;
reg   [0:0] icmp_ln145_reg_1897_pp0_iter21_reg;
reg   [0:0] icmp_ln145_reg_1897_pp0_iter22_reg;
wire   [0:0] icmp_ln150_fu_985_p2;
reg   [0:0] icmp_ln150_reg_1902;
reg   [0:0] icmp_ln150_reg_1902_pp0_iter19_reg;
reg   [0:0] icmp_ln150_reg_1902_pp0_iter20_reg;
reg   [0:0] icmp_ln150_reg_1902_pp0_iter21_reg;
reg   [0:0] icmp_ln150_reg_1902_pp0_iter22_reg;
wire   [0:0] icmp_ln155_fu_1007_p2;
reg   [0:0] icmp_ln155_reg_1907;
reg   [0:0] icmp_ln155_reg_1907_pp0_iter19_reg;
reg   [0:0] icmp_ln155_reg_1907_pp0_iter20_reg;
reg   [0:0] icmp_ln155_reg_1907_pp0_iter21_reg;
reg   [0:0] icmp_ln155_reg_1907_pp0_iter22_reg;
wire   [0:0] icmp_ln160_fu_1029_p2;
reg   [0:0] icmp_ln160_reg_1912;
reg   [0:0] icmp_ln160_reg_1912_pp0_iter19_reg;
reg   [0:0] icmp_ln160_reg_1912_pp0_iter20_reg;
reg   [0:0] icmp_ln160_reg_1912_pp0_iter21_reg;
reg   [0:0] icmp_ln160_reg_1912_pp0_iter22_reg;
reg   [0:0] icmp_ln160_reg_1912_pp0_iter23_reg;
wire   [0:0] icmp_ln165_fu_1051_p2;
reg   [0:0] icmp_ln165_reg_1917;
reg   [0:0] icmp_ln165_reg_1917_pp0_iter19_reg;
reg   [0:0] icmp_ln165_reg_1917_pp0_iter20_reg;
reg   [0:0] icmp_ln165_reg_1917_pp0_iter21_reg;
reg   [0:0] icmp_ln165_reg_1917_pp0_iter22_reg;
reg   [0:0] icmp_ln165_reg_1917_pp0_iter23_reg;
wire   [2:0] key_num_6_fu_1150_p3;
reg   [2:0] key_num_6_reg_1922;
wire   [2:0] key_num_10_fu_1198_p3;
reg   [2:0] key_num_10_reg_1929;
wire   [2:0] key_num_11_fu_1206_p2;
reg   [2:0] key_num_11_reg_1934;
wire   [0:0] icmp_ln174_1_fu_1212_p2;
reg   [0:0] icmp_ln174_1_reg_1939;
reg   [0:0] icmp_ln174_1_reg_1939_pp0_iter21_reg;
reg   [0:0] icmp_ln174_1_reg_1939_pp0_iter22_reg;
reg   [0:0] icmp_ln174_1_reg_1939_pp0_iter23_reg;
wire   [3:0] key_num_16_fu_1280_p3;
reg   [3:0] key_num_16_reg_1944;
wire   [3:0] key_num_20_fu_1328_p3;
reg   [3:0] key_num_20_reg_1950;
wire   [3:0] key_num_21_fu_1336_p2;
reg   [3:0] key_num_21_reg_1955;
wire   [3:0] key_num_26_fu_1401_p3;
reg   [3:0] key_num_26_reg_1960;
wire   [31:0] select_ln180_fu_1482_p3;
reg   [31:0] select_ln180_reg_1971;
reg    ap_condition_exit_pp0_iter24_stage0;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter3_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter4_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter5_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter6_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter7_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter8_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter9_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter10_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter11_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter12_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter13_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter14_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter15_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter16_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter17_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter18_phi_ln82_reg_362;
reg   [0:0] ap_phi_reg_pp0_iter19_phi_ln82_reg_362;
wire   [63:0] zext_ln64_fu_443_p1;
wire   [63:0] zext_ln65_fu_454_p1;
wire   [63:0] zext_ln66_fu_465_p1;
wire   [63:0] zext_ln67_fu_476_p1;
wire   [63:0] zext_ln68_fu_487_p1;
wire   [63:0] zext_ln69_fu_498_p1;
wire   [63:0] zext_ln70_fu_509_p1;
wire   [63:0] zext_ln71_fu_520_p1;
wire   [63:0] zext_ln72_fu_531_p1;
wire   [63:0] zext_ln73_fu_542_p1;
wire   [63:0] zext_ln74_fu_553_p1;
wire   [63:0] zext_ln75_fu_564_p1;
wire   [63:0] zext_ln76_fu_575_p1;
wire   [63:0] zext_ln77_fu_586_p1;
wire   [63:0] zext_ln78_fu_597_p1;
wire   [63:0] zext_ln79_fu_608_p1;
reg    ap_block_pp0_stage0_01001;
reg   [14:0] i_fu_128;
wire   [14:0] add_ln55_fu_413_p2;
wire    ap_loop_init;
reg   [14:0] ap_sig_allocacmp_i_1;
wire   [13:0] empty_19_fu_419_p1;
wire   [14:0] grp_fu_431_p0;
wire   [13:0] add_ln64_fu_437_p2;
wire   [13:0] add_ln65_fu_448_p2;
wire   [13:0] add_ln66_fu_459_p2;
wire   [13:0] add_ln67_fu_470_p2;
wire   [13:0] add_ln68_fu_481_p2;
wire   [13:0] add_ln69_fu_492_p2;
wire   [13:0] add_ln70_fu_503_p2;
wire   [13:0] add_ln71_fu_514_p2;
wire   [13:0] add_ln72_fu_525_p2;
wire   [13:0] add_ln73_fu_536_p2;
wire   [13:0] add_ln74_fu_547_p2;
wire   [13:0] add_ln75_fu_558_p2;
wire   [13:0] add_ln76_fu_569_p2;
wire   [13:0] add_ln77_fu_580_p2;
wire   [13:0] add_ln78_fu_591_p2;
wire   [13:0] add_ln79_fu_602_p2;
wire   [14:0] zext_ln58_1_fu_427_p1;
wire   [14:0] add_ln174_fu_613_p2;
wire   [14:0] grp_fu_431_p2;
wire   [0:0] abscond_fu_709_p2;
wire   [31:0] neg_fu_704_p2;
wire   [31:0] abs_fu_714_p3;
wire   [0:0] abscond7_fu_731_p2;
wire   [31:0] neg6_fu_726_p2;
wire   [31:0] abs8_fu_736_p3;
wire   [0:0] abscond10_fu_753_p2;
wire   [31:0] neg9_fu_748_p2;
wire   [31:0] abs11_fu_758_p3;
wire   [0:0] abscond13_fu_775_p2;
wire   [31:0] neg12_fu_770_p2;
wire   [31:0] abs14_fu_780_p3;
wire   [0:0] abscond16_fu_797_p2;
wire   [31:0] neg15_fu_792_p2;
wire   [31:0] abs17_fu_802_p3;
wire   [0:0] abscond19_fu_819_p2;
wire   [31:0] neg18_fu_814_p2;
wire   [31:0] abs20_fu_824_p3;
wire   [0:0] abscond22_fu_841_p2;
wire   [31:0] neg21_fu_836_p2;
wire   [31:0] abs23_fu_846_p3;
wire   [0:0] abscond25_fu_863_p2;
wire   [31:0] neg24_fu_858_p2;
wire   [31:0] abs26_fu_868_p3;
wire   [0:0] abscond28_fu_885_p2;
wire   [31:0] neg27_fu_880_p2;
wire   [31:0] abs29_fu_890_p3;
wire   [0:0] abscond31_fu_907_p2;
wire   [31:0] neg30_fu_902_p2;
wire   [31:0] abs32_fu_912_p3;
wire   [0:0] abscond34_fu_929_p2;
wire   [31:0] neg33_fu_924_p2;
wire   [31:0] abs35_fu_934_p3;
wire   [0:0] abscond37_fu_951_p2;
wire   [31:0] neg36_fu_946_p2;
wire   [31:0] abs38_fu_956_p3;
wire   [0:0] abscond40_fu_973_p2;
wire   [31:0] neg39_fu_968_p2;
wire   [31:0] abs41_fu_978_p3;
wire   [0:0] abscond43_fu_995_p2;
wire   [31:0] neg42_fu_990_p2;
wire   [31:0] abs44_fu_1000_p3;
wire   [0:0] abscond46_fu_1017_p2;
wire   [31:0] neg45_fu_1012_p2;
wire   [31:0] abs47_fu_1022_p3;
wire   [0:0] abscond49_fu_1039_p2;
wire   [31:0] neg48_fu_1034_p2;
wire   [31:0] abs50_fu_1044_p3;
wire   [0:0] xor_ln82_fu_1056_p2;
wire   [0:0] or_ln82_fu_1061_p2;
wire   [0:0] key_num_fu_1067_p2;
wire   [0:0] xor_ln88_fu_1077_p2;
wire   [0:0] or_ln88_fu_1082_p2;
wire   [1:0] zext_ln47_fu_1073_p1;
wire   [1:0] key_num_1_fu_1088_p3;
wire   [0:0] xor_ln94_fu_1104_p2;
wire   [1:0] key_num_2_fu_1096_p3;
wire   [0:0] or_ln94_fu_1109_p2;
wire   [1:0] key_num_3_fu_1115_p2;
wire   [1:0] key_num_4_fu_1121_p3;
wire   [0:0] xor_ln100_fu_1133_p2;
wire   [2:0] zext_ln47_1_fu_1129_p1;
wire   [0:0] or_ln100_fu_1138_p2;
wire   [2:0] key_num_5_fu_1144_p2;
wire   [0:0] xor_ln110_fu_1158_p2;
wire   [0:0] or_ln110_fu_1163_p2;
wire   [2:0] key_num_7_fu_1169_p2;
wire   [0:0] xor_ln115_fu_1181_p2;
wire   [2:0] key_num_8_fu_1174_p3;
wire   [0:0] or_ln115_fu_1186_p2;
wire   [2:0] key_num_9_fu_1192_p2;
wire   [0:0] xor_ln120_fu_1217_p2;
wire   [0:0] or_ln120_fu_1222_p2;
wire   [2:0] key_num_12_fu_1228_p3;
wire   [0:0] xor_ln125_fu_1238_p2;
wire   [3:0] zext_ln47_2_fu_1234_p1;
wire   [0:0] or_ln125_fu_1243_p2;
wire   [3:0] key_num_13_fu_1249_p2;
wire   [0:0] xor_ln130_fu_1263_p2;
wire   [3:0] key_num_14_fu_1255_p3;
wire   [0:0] or_ln130_fu_1268_p2;
wire   [3:0] key_num_15_fu_1274_p2;
wire   [0:0] xor_ln135_fu_1288_p2;
wire   [0:0] or_ln135_fu_1293_p2;
wire   [3:0] key_num_17_fu_1299_p2;
wire   [0:0] xor_ln140_fu_1311_p2;
wire   [3:0] key_num_18_fu_1304_p3;
wire   [0:0] or_ln140_fu_1316_p2;
wire   [3:0] key_num_19_fu_1322_p2;
wire   [0:0] xor_ln145_fu_1342_p2;
wire   [0:0] or_ln145_fu_1347_p2;
wire   [0:0] xor_ln150_fu_1359_p2;
wire   [3:0] key_num_22_fu_1353_p3;
wire   [0:0] or_ln150_fu_1364_p2;
wire   [3:0] key_num_23_fu_1370_p2;
wire   [0:0] xor_ln155_fu_1384_p2;
wire   [3:0] key_num_24_fu_1376_p3;
wire   [0:0] or_ln155_fu_1389_p2;
wire   [3:0] key_num_25_fu_1395_p2;
wire   [0:0] xor_ln160_fu_1414_p2;
wire   [0:0] or_ln160_fu_1419_p2;
wire   [3:0] key_num_27_fu_1425_p2;
wire   [3:0] key_num_28_fu_1430_p3;
wire   [0:0] xor_ln165_fu_1441_p2;
wire   [4:0] zext_ln47_3_fu_1437_p1;
wire   [0:0] or_ln165_fu_1446_p2;
wire   [4:0] key_num_29_fu_1452_p2;
wire   [4:0] key_num_30_fu_1458_p3;
wire   [0:0] icmp_ln174_fu_1466_p2;
wire   [0:0] or_ln174_fu_1472_p2;
wire   [0:0] or_ln174_1_fu_1477_p2;
reg    grp_fu_431_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [31:0] grp_fu_431_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fast_accel_srem_15ns_32ns_15_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 15 ))
srem_15ns_32ns_15_19_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_431_p0),
    .din1(rows),
    .ce(grp_fu_431_ce),
    .dout(grp_fu_431_p2)
);

fast_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter24_stage0)) begin
            ap_enable_reg_pp0_iter25 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln45_fu_700_p1 == 15'd125) & ~(trunc_ln45_fu_700_p1 == 15'd126) & ~(trunc_ln45_fu_700_p1 == 15'd127) & ~(trunc_ln45_fu_700_p1 == 15'd0) & ~(trunc_ln45_fu_700_p1 == 15'd1) & ~(trunc_ln45_fu_700_p1 == 15'd2) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_phi_ln82_reg_362 <= 1'd0;
    end else if ((((trunc_ln45_fu_700_p1 == 15'd125) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln45_fu_700_p1 == 15'd126) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln45_fu_700_p1 == 15'd127) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln45_fu_700_p1 == 15'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln45_fu_700_p1 == 15'd1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln45_fu_700_p1 == 15'd2) & (ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter19_phi_ln82_reg_362 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter18_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln55_fu_407_p2 == 1'd0))) begin
            i_fu_128 <= add_ln55_fu_413_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln110_reg_1862_pp0_iter19_reg <= icmp_ln110_reg_1862;
        icmp_ln115_reg_1867_pp0_iter19_reg <= icmp_ln115_reg_1867;
        icmp_ln120_reg_1872_pp0_iter19_reg <= icmp_ln120_reg_1872;
        icmp_ln120_reg_1872_pp0_iter20_reg <= icmp_ln120_reg_1872_pp0_iter19_reg;
        icmp_ln125_reg_1877_pp0_iter19_reg <= icmp_ln125_reg_1877;
        icmp_ln125_reg_1877_pp0_iter20_reg <= icmp_ln125_reg_1877_pp0_iter19_reg;
        icmp_ln130_reg_1882_pp0_iter19_reg <= icmp_ln130_reg_1882;
        icmp_ln130_reg_1882_pp0_iter20_reg <= icmp_ln130_reg_1882_pp0_iter19_reg;
        icmp_ln135_reg_1887_pp0_iter19_reg <= icmp_ln135_reg_1887;
        icmp_ln135_reg_1887_pp0_iter20_reg <= icmp_ln135_reg_1887_pp0_iter19_reg;
        icmp_ln135_reg_1887_pp0_iter21_reg <= icmp_ln135_reg_1887_pp0_iter20_reg;
        icmp_ln140_reg_1892_pp0_iter19_reg <= icmp_ln140_reg_1892;
        icmp_ln140_reg_1892_pp0_iter20_reg <= icmp_ln140_reg_1892_pp0_iter19_reg;
        icmp_ln140_reg_1892_pp0_iter21_reg <= icmp_ln140_reg_1892_pp0_iter20_reg;
        icmp_ln145_reg_1897_pp0_iter19_reg <= icmp_ln145_reg_1897;
        icmp_ln145_reg_1897_pp0_iter20_reg <= icmp_ln145_reg_1897_pp0_iter19_reg;
        icmp_ln145_reg_1897_pp0_iter21_reg <= icmp_ln145_reg_1897_pp0_iter20_reg;
        icmp_ln145_reg_1897_pp0_iter22_reg <= icmp_ln145_reg_1897_pp0_iter21_reg;
        icmp_ln150_reg_1902_pp0_iter19_reg <= icmp_ln150_reg_1902;
        icmp_ln150_reg_1902_pp0_iter20_reg <= icmp_ln150_reg_1902_pp0_iter19_reg;
        icmp_ln150_reg_1902_pp0_iter21_reg <= icmp_ln150_reg_1902_pp0_iter20_reg;
        icmp_ln150_reg_1902_pp0_iter22_reg <= icmp_ln150_reg_1902_pp0_iter21_reg;
        icmp_ln155_reg_1907_pp0_iter19_reg <= icmp_ln155_reg_1907;
        icmp_ln155_reg_1907_pp0_iter20_reg <= icmp_ln155_reg_1907_pp0_iter19_reg;
        icmp_ln155_reg_1907_pp0_iter21_reg <= icmp_ln155_reg_1907_pp0_iter20_reg;
        icmp_ln155_reg_1907_pp0_iter22_reg <= icmp_ln155_reg_1907_pp0_iter21_reg;
        icmp_ln160_reg_1912_pp0_iter19_reg <= icmp_ln160_reg_1912;
        icmp_ln160_reg_1912_pp0_iter20_reg <= icmp_ln160_reg_1912_pp0_iter19_reg;
        icmp_ln160_reg_1912_pp0_iter21_reg <= icmp_ln160_reg_1912_pp0_iter20_reg;
        icmp_ln160_reg_1912_pp0_iter22_reg <= icmp_ln160_reg_1912_pp0_iter21_reg;
        icmp_ln160_reg_1912_pp0_iter23_reg <= icmp_ln160_reg_1912_pp0_iter22_reg;
        icmp_ln165_reg_1917_pp0_iter19_reg <= icmp_ln165_reg_1917;
        icmp_ln165_reg_1917_pp0_iter20_reg <= icmp_ln165_reg_1917_pp0_iter19_reg;
        icmp_ln165_reg_1917_pp0_iter21_reg <= icmp_ln165_reg_1917_pp0_iter20_reg;
        icmp_ln165_reg_1917_pp0_iter22_reg <= icmp_ln165_reg_1917_pp0_iter21_reg;
        icmp_ln165_reg_1917_pp0_iter23_reg <= icmp_ln165_reg_1917_pp0_iter22_reg;
        icmp_ln174_1_reg_1939_pp0_iter21_reg <= icmp_ln174_1_reg_1939;
        icmp_ln174_1_reg_1939_pp0_iter22_reg <= icmp_ln174_1_reg_1939_pp0_iter21_reg;
        icmp_ln174_1_reg_1939_pp0_iter23_reg <= icmp_ln174_1_reg_1939_pp0_iter22_reg;
        icmp_ln174_2_reg_1621_pp0_iter10_reg <= icmp_ln174_2_reg_1621_pp0_iter9_reg;
        icmp_ln174_2_reg_1621_pp0_iter11_reg <= icmp_ln174_2_reg_1621_pp0_iter10_reg;
        icmp_ln174_2_reg_1621_pp0_iter12_reg <= icmp_ln174_2_reg_1621_pp0_iter11_reg;
        icmp_ln174_2_reg_1621_pp0_iter13_reg <= icmp_ln174_2_reg_1621_pp0_iter12_reg;
        icmp_ln174_2_reg_1621_pp0_iter14_reg <= icmp_ln174_2_reg_1621_pp0_iter13_reg;
        icmp_ln174_2_reg_1621_pp0_iter15_reg <= icmp_ln174_2_reg_1621_pp0_iter14_reg;
        icmp_ln174_2_reg_1621_pp0_iter16_reg <= icmp_ln174_2_reg_1621_pp0_iter15_reg;
        icmp_ln174_2_reg_1621_pp0_iter17_reg <= icmp_ln174_2_reg_1621_pp0_iter16_reg;
        icmp_ln174_2_reg_1621_pp0_iter18_reg <= icmp_ln174_2_reg_1621_pp0_iter17_reg;
        icmp_ln174_2_reg_1621_pp0_iter19_reg <= icmp_ln174_2_reg_1621_pp0_iter18_reg;
        icmp_ln174_2_reg_1621_pp0_iter20_reg <= icmp_ln174_2_reg_1621_pp0_iter19_reg;
        icmp_ln174_2_reg_1621_pp0_iter21_reg <= icmp_ln174_2_reg_1621_pp0_iter20_reg;
        icmp_ln174_2_reg_1621_pp0_iter22_reg <= icmp_ln174_2_reg_1621_pp0_iter21_reg;
        icmp_ln174_2_reg_1621_pp0_iter23_reg <= icmp_ln174_2_reg_1621_pp0_iter22_reg;
        icmp_ln174_2_reg_1621_pp0_iter2_reg <= icmp_ln174_2_reg_1621_pp0_iter1_reg;
        icmp_ln174_2_reg_1621_pp0_iter3_reg <= icmp_ln174_2_reg_1621_pp0_iter2_reg;
        icmp_ln174_2_reg_1621_pp0_iter4_reg <= icmp_ln174_2_reg_1621_pp0_iter3_reg;
        icmp_ln174_2_reg_1621_pp0_iter5_reg <= icmp_ln174_2_reg_1621_pp0_iter4_reg;
        icmp_ln174_2_reg_1621_pp0_iter6_reg <= icmp_ln174_2_reg_1621_pp0_iter5_reg;
        icmp_ln174_2_reg_1621_pp0_iter7_reg <= icmp_ln174_2_reg_1621_pp0_iter6_reg;
        icmp_ln174_2_reg_1621_pp0_iter8_reg <= icmp_ln174_2_reg_1621_pp0_iter7_reg;
        icmp_ln174_2_reg_1621_pp0_iter9_reg <= icmp_ln174_2_reg_1621_pp0_iter8_reg;
        icmp_ln55_reg_1532_pp0_iter10_reg <= icmp_ln55_reg_1532_pp0_iter9_reg;
        icmp_ln55_reg_1532_pp0_iter11_reg <= icmp_ln55_reg_1532_pp0_iter10_reg;
        icmp_ln55_reg_1532_pp0_iter12_reg <= icmp_ln55_reg_1532_pp0_iter11_reg;
        icmp_ln55_reg_1532_pp0_iter13_reg <= icmp_ln55_reg_1532_pp0_iter12_reg;
        icmp_ln55_reg_1532_pp0_iter14_reg <= icmp_ln55_reg_1532_pp0_iter13_reg;
        icmp_ln55_reg_1532_pp0_iter15_reg <= icmp_ln55_reg_1532_pp0_iter14_reg;
        icmp_ln55_reg_1532_pp0_iter16_reg <= icmp_ln55_reg_1532_pp0_iter15_reg;
        icmp_ln55_reg_1532_pp0_iter17_reg <= icmp_ln55_reg_1532_pp0_iter16_reg;
        icmp_ln55_reg_1532_pp0_iter18_reg <= icmp_ln55_reg_1532_pp0_iter17_reg;
        icmp_ln55_reg_1532_pp0_iter19_reg <= icmp_ln55_reg_1532_pp0_iter18_reg;
        icmp_ln55_reg_1532_pp0_iter20_reg <= icmp_ln55_reg_1532_pp0_iter19_reg;
        icmp_ln55_reg_1532_pp0_iter21_reg <= icmp_ln55_reg_1532_pp0_iter20_reg;
        icmp_ln55_reg_1532_pp0_iter22_reg <= icmp_ln55_reg_1532_pp0_iter21_reg;
        icmp_ln55_reg_1532_pp0_iter23_reg <= icmp_ln55_reg_1532_pp0_iter22_reg;
        icmp_ln55_reg_1532_pp0_iter2_reg <= icmp_ln55_reg_1532_pp0_iter1_reg;
        icmp_ln55_reg_1532_pp0_iter3_reg <= icmp_ln55_reg_1532_pp0_iter2_reg;
        icmp_ln55_reg_1532_pp0_iter4_reg <= icmp_ln55_reg_1532_pp0_iter3_reg;
        icmp_ln55_reg_1532_pp0_iter5_reg <= icmp_ln55_reg_1532_pp0_iter4_reg;
        icmp_ln55_reg_1532_pp0_iter6_reg <= icmp_ln55_reg_1532_pp0_iter5_reg;
        icmp_ln55_reg_1532_pp0_iter7_reg <= icmp_ln55_reg_1532_pp0_iter6_reg;
        icmp_ln55_reg_1532_pp0_iter8_reg <= icmp_ln55_reg_1532_pp0_iter7_reg;
        icmp_ln55_reg_1532_pp0_iter9_reg <= icmp_ln55_reg_1532_pp0_iter8_reg;
        phi_ln82_reg_362_pp0_iter20_reg <= phi_ln82_reg_362;
        phi_ln82_reg_362_pp0_iter21_reg <= phi_ln82_reg_362_pp0_iter20_reg;
        phi_ln82_reg_362_pp0_iter22_reg <= phi_ln82_reg_362_pp0_iter21_reg;
        phi_ln82_reg_362_pp0_iter23_reg <= phi_ln82_reg_362_pp0_iter22_reg;
        pixel_border_10_reg_1676_pp0_iter10_reg <= pixel_border_10_reg_1676_pp0_iter9_reg;
        pixel_border_10_reg_1676_pp0_iter11_reg <= pixel_border_10_reg_1676_pp0_iter10_reg;
        pixel_border_10_reg_1676_pp0_iter12_reg <= pixel_border_10_reg_1676_pp0_iter11_reg;
        pixel_border_10_reg_1676_pp0_iter13_reg <= pixel_border_10_reg_1676_pp0_iter12_reg;
        pixel_border_10_reg_1676_pp0_iter14_reg <= pixel_border_10_reg_1676_pp0_iter13_reg;
        pixel_border_10_reg_1676_pp0_iter15_reg <= pixel_border_10_reg_1676_pp0_iter14_reg;
        pixel_border_10_reg_1676_pp0_iter16_reg <= pixel_border_10_reg_1676_pp0_iter15_reg;
        pixel_border_10_reg_1676_pp0_iter2_reg <= pixel_border_10_reg_1676;
        pixel_border_10_reg_1676_pp0_iter3_reg <= pixel_border_10_reg_1676_pp0_iter2_reg;
        pixel_border_10_reg_1676_pp0_iter4_reg <= pixel_border_10_reg_1676_pp0_iter3_reg;
        pixel_border_10_reg_1676_pp0_iter5_reg <= pixel_border_10_reg_1676_pp0_iter4_reg;
        pixel_border_10_reg_1676_pp0_iter6_reg <= pixel_border_10_reg_1676_pp0_iter5_reg;
        pixel_border_10_reg_1676_pp0_iter7_reg <= pixel_border_10_reg_1676_pp0_iter6_reg;
        pixel_border_10_reg_1676_pp0_iter8_reg <= pixel_border_10_reg_1676_pp0_iter7_reg;
        pixel_border_10_reg_1676_pp0_iter9_reg <= pixel_border_10_reg_1676_pp0_iter8_reg;
        pixel_border_11_reg_1681_pp0_iter10_reg <= pixel_border_11_reg_1681_pp0_iter9_reg;
        pixel_border_11_reg_1681_pp0_iter11_reg <= pixel_border_11_reg_1681_pp0_iter10_reg;
        pixel_border_11_reg_1681_pp0_iter12_reg <= pixel_border_11_reg_1681_pp0_iter11_reg;
        pixel_border_11_reg_1681_pp0_iter13_reg <= pixel_border_11_reg_1681_pp0_iter12_reg;
        pixel_border_11_reg_1681_pp0_iter14_reg <= pixel_border_11_reg_1681_pp0_iter13_reg;
        pixel_border_11_reg_1681_pp0_iter15_reg <= pixel_border_11_reg_1681_pp0_iter14_reg;
        pixel_border_11_reg_1681_pp0_iter16_reg <= pixel_border_11_reg_1681_pp0_iter15_reg;
        pixel_border_11_reg_1681_pp0_iter2_reg <= pixel_border_11_reg_1681;
        pixel_border_11_reg_1681_pp0_iter3_reg <= pixel_border_11_reg_1681_pp0_iter2_reg;
        pixel_border_11_reg_1681_pp0_iter4_reg <= pixel_border_11_reg_1681_pp0_iter3_reg;
        pixel_border_11_reg_1681_pp0_iter5_reg <= pixel_border_11_reg_1681_pp0_iter4_reg;
        pixel_border_11_reg_1681_pp0_iter6_reg <= pixel_border_11_reg_1681_pp0_iter5_reg;
        pixel_border_11_reg_1681_pp0_iter7_reg <= pixel_border_11_reg_1681_pp0_iter6_reg;
        pixel_border_11_reg_1681_pp0_iter8_reg <= pixel_border_11_reg_1681_pp0_iter7_reg;
        pixel_border_11_reg_1681_pp0_iter9_reg <= pixel_border_11_reg_1681_pp0_iter8_reg;
        pixel_border_12_reg_1686_pp0_iter10_reg <= pixel_border_12_reg_1686_pp0_iter9_reg;
        pixel_border_12_reg_1686_pp0_iter11_reg <= pixel_border_12_reg_1686_pp0_iter10_reg;
        pixel_border_12_reg_1686_pp0_iter12_reg <= pixel_border_12_reg_1686_pp0_iter11_reg;
        pixel_border_12_reg_1686_pp0_iter13_reg <= pixel_border_12_reg_1686_pp0_iter12_reg;
        pixel_border_12_reg_1686_pp0_iter14_reg <= pixel_border_12_reg_1686_pp0_iter13_reg;
        pixel_border_12_reg_1686_pp0_iter15_reg <= pixel_border_12_reg_1686_pp0_iter14_reg;
        pixel_border_12_reg_1686_pp0_iter16_reg <= pixel_border_12_reg_1686_pp0_iter15_reg;
        pixel_border_12_reg_1686_pp0_iter2_reg <= pixel_border_12_reg_1686;
        pixel_border_12_reg_1686_pp0_iter3_reg <= pixel_border_12_reg_1686_pp0_iter2_reg;
        pixel_border_12_reg_1686_pp0_iter4_reg <= pixel_border_12_reg_1686_pp0_iter3_reg;
        pixel_border_12_reg_1686_pp0_iter5_reg <= pixel_border_12_reg_1686_pp0_iter4_reg;
        pixel_border_12_reg_1686_pp0_iter6_reg <= pixel_border_12_reg_1686_pp0_iter5_reg;
        pixel_border_12_reg_1686_pp0_iter7_reg <= pixel_border_12_reg_1686_pp0_iter6_reg;
        pixel_border_12_reg_1686_pp0_iter8_reg <= pixel_border_12_reg_1686_pp0_iter7_reg;
        pixel_border_12_reg_1686_pp0_iter9_reg <= pixel_border_12_reg_1686_pp0_iter8_reg;
        pixel_border_13_reg_1691_pp0_iter10_reg <= pixel_border_13_reg_1691_pp0_iter9_reg;
        pixel_border_13_reg_1691_pp0_iter11_reg <= pixel_border_13_reg_1691_pp0_iter10_reg;
        pixel_border_13_reg_1691_pp0_iter12_reg <= pixel_border_13_reg_1691_pp0_iter11_reg;
        pixel_border_13_reg_1691_pp0_iter13_reg <= pixel_border_13_reg_1691_pp0_iter12_reg;
        pixel_border_13_reg_1691_pp0_iter14_reg <= pixel_border_13_reg_1691_pp0_iter13_reg;
        pixel_border_13_reg_1691_pp0_iter15_reg <= pixel_border_13_reg_1691_pp0_iter14_reg;
        pixel_border_13_reg_1691_pp0_iter16_reg <= pixel_border_13_reg_1691_pp0_iter15_reg;
        pixel_border_13_reg_1691_pp0_iter2_reg <= pixel_border_13_reg_1691;
        pixel_border_13_reg_1691_pp0_iter3_reg <= pixel_border_13_reg_1691_pp0_iter2_reg;
        pixel_border_13_reg_1691_pp0_iter4_reg <= pixel_border_13_reg_1691_pp0_iter3_reg;
        pixel_border_13_reg_1691_pp0_iter5_reg <= pixel_border_13_reg_1691_pp0_iter4_reg;
        pixel_border_13_reg_1691_pp0_iter6_reg <= pixel_border_13_reg_1691_pp0_iter5_reg;
        pixel_border_13_reg_1691_pp0_iter7_reg <= pixel_border_13_reg_1691_pp0_iter6_reg;
        pixel_border_13_reg_1691_pp0_iter8_reg <= pixel_border_13_reg_1691_pp0_iter7_reg;
        pixel_border_13_reg_1691_pp0_iter9_reg <= pixel_border_13_reg_1691_pp0_iter8_reg;
        pixel_border_14_reg_1696_pp0_iter10_reg <= pixel_border_14_reg_1696_pp0_iter9_reg;
        pixel_border_14_reg_1696_pp0_iter11_reg <= pixel_border_14_reg_1696_pp0_iter10_reg;
        pixel_border_14_reg_1696_pp0_iter12_reg <= pixel_border_14_reg_1696_pp0_iter11_reg;
        pixel_border_14_reg_1696_pp0_iter13_reg <= pixel_border_14_reg_1696_pp0_iter12_reg;
        pixel_border_14_reg_1696_pp0_iter14_reg <= pixel_border_14_reg_1696_pp0_iter13_reg;
        pixel_border_14_reg_1696_pp0_iter15_reg <= pixel_border_14_reg_1696_pp0_iter14_reg;
        pixel_border_14_reg_1696_pp0_iter16_reg <= pixel_border_14_reg_1696_pp0_iter15_reg;
        pixel_border_14_reg_1696_pp0_iter2_reg <= pixel_border_14_reg_1696;
        pixel_border_14_reg_1696_pp0_iter3_reg <= pixel_border_14_reg_1696_pp0_iter2_reg;
        pixel_border_14_reg_1696_pp0_iter4_reg <= pixel_border_14_reg_1696_pp0_iter3_reg;
        pixel_border_14_reg_1696_pp0_iter5_reg <= pixel_border_14_reg_1696_pp0_iter4_reg;
        pixel_border_14_reg_1696_pp0_iter6_reg <= pixel_border_14_reg_1696_pp0_iter5_reg;
        pixel_border_14_reg_1696_pp0_iter7_reg <= pixel_border_14_reg_1696_pp0_iter6_reg;
        pixel_border_14_reg_1696_pp0_iter8_reg <= pixel_border_14_reg_1696_pp0_iter7_reg;
        pixel_border_14_reg_1696_pp0_iter9_reg <= pixel_border_14_reg_1696_pp0_iter8_reg;
        pixel_border_15_reg_1701_pp0_iter10_reg <= pixel_border_15_reg_1701_pp0_iter9_reg;
        pixel_border_15_reg_1701_pp0_iter11_reg <= pixel_border_15_reg_1701_pp0_iter10_reg;
        pixel_border_15_reg_1701_pp0_iter12_reg <= pixel_border_15_reg_1701_pp0_iter11_reg;
        pixel_border_15_reg_1701_pp0_iter13_reg <= pixel_border_15_reg_1701_pp0_iter12_reg;
        pixel_border_15_reg_1701_pp0_iter14_reg <= pixel_border_15_reg_1701_pp0_iter13_reg;
        pixel_border_15_reg_1701_pp0_iter15_reg <= pixel_border_15_reg_1701_pp0_iter14_reg;
        pixel_border_15_reg_1701_pp0_iter16_reg <= pixel_border_15_reg_1701_pp0_iter15_reg;
        pixel_border_15_reg_1701_pp0_iter2_reg <= pixel_border_15_reg_1701;
        pixel_border_15_reg_1701_pp0_iter3_reg <= pixel_border_15_reg_1701_pp0_iter2_reg;
        pixel_border_15_reg_1701_pp0_iter4_reg <= pixel_border_15_reg_1701_pp0_iter3_reg;
        pixel_border_15_reg_1701_pp0_iter5_reg <= pixel_border_15_reg_1701_pp0_iter4_reg;
        pixel_border_15_reg_1701_pp0_iter6_reg <= pixel_border_15_reg_1701_pp0_iter5_reg;
        pixel_border_15_reg_1701_pp0_iter7_reg <= pixel_border_15_reg_1701_pp0_iter6_reg;
        pixel_border_15_reg_1701_pp0_iter8_reg <= pixel_border_15_reg_1701_pp0_iter7_reg;
        pixel_border_15_reg_1701_pp0_iter9_reg <= pixel_border_15_reg_1701_pp0_iter8_reg;
        pixel_border_1_reg_1631_pp0_iter10_reg <= pixel_border_1_reg_1631_pp0_iter9_reg;
        pixel_border_1_reg_1631_pp0_iter11_reg <= pixel_border_1_reg_1631_pp0_iter10_reg;
        pixel_border_1_reg_1631_pp0_iter12_reg <= pixel_border_1_reg_1631_pp0_iter11_reg;
        pixel_border_1_reg_1631_pp0_iter13_reg <= pixel_border_1_reg_1631_pp0_iter12_reg;
        pixel_border_1_reg_1631_pp0_iter14_reg <= pixel_border_1_reg_1631_pp0_iter13_reg;
        pixel_border_1_reg_1631_pp0_iter15_reg <= pixel_border_1_reg_1631_pp0_iter14_reg;
        pixel_border_1_reg_1631_pp0_iter16_reg <= pixel_border_1_reg_1631_pp0_iter15_reg;
        pixel_border_1_reg_1631_pp0_iter2_reg <= pixel_border_1_reg_1631;
        pixel_border_1_reg_1631_pp0_iter3_reg <= pixel_border_1_reg_1631_pp0_iter2_reg;
        pixel_border_1_reg_1631_pp0_iter4_reg <= pixel_border_1_reg_1631_pp0_iter3_reg;
        pixel_border_1_reg_1631_pp0_iter5_reg <= pixel_border_1_reg_1631_pp0_iter4_reg;
        pixel_border_1_reg_1631_pp0_iter6_reg <= pixel_border_1_reg_1631_pp0_iter5_reg;
        pixel_border_1_reg_1631_pp0_iter7_reg <= pixel_border_1_reg_1631_pp0_iter6_reg;
        pixel_border_1_reg_1631_pp0_iter8_reg <= pixel_border_1_reg_1631_pp0_iter7_reg;
        pixel_border_1_reg_1631_pp0_iter9_reg <= pixel_border_1_reg_1631_pp0_iter8_reg;
        pixel_border_2_reg_1636_pp0_iter10_reg <= pixel_border_2_reg_1636_pp0_iter9_reg;
        pixel_border_2_reg_1636_pp0_iter11_reg <= pixel_border_2_reg_1636_pp0_iter10_reg;
        pixel_border_2_reg_1636_pp0_iter12_reg <= pixel_border_2_reg_1636_pp0_iter11_reg;
        pixel_border_2_reg_1636_pp0_iter13_reg <= pixel_border_2_reg_1636_pp0_iter12_reg;
        pixel_border_2_reg_1636_pp0_iter14_reg <= pixel_border_2_reg_1636_pp0_iter13_reg;
        pixel_border_2_reg_1636_pp0_iter15_reg <= pixel_border_2_reg_1636_pp0_iter14_reg;
        pixel_border_2_reg_1636_pp0_iter16_reg <= pixel_border_2_reg_1636_pp0_iter15_reg;
        pixel_border_2_reg_1636_pp0_iter2_reg <= pixel_border_2_reg_1636;
        pixel_border_2_reg_1636_pp0_iter3_reg <= pixel_border_2_reg_1636_pp0_iter2_reg;
        pixel_border_2_reg_1636_pp0_iter4_reg <= pixel_border_2_reg_1636_pp0_iter3_reg;
        pixel_border_2_reg_1636_pp0_iter5_reg <= pixel_border_2_reg_1636_pp0_iter4_reg;
        pixel_border_2_reg_1636_pp0_iter6_reg <= pixel_border_2_reg_1636_pp0_iter5_reg;
        pixel_border_2_reg_1636_pp0_iter7_reg <= pixel_border_2_reg_1636_pp0_iter6_reg;
        pixel_border_2_reg_1636_pp0_iter8_reg <= pixel_border_2_reg_1636_pp0_iter7_reg;
        pixel_border_2_reg_1636_pp0_iter9_reg <= pixel_border_2_reg_1636_pp0_iter8_reg;
        pixel_border_3_reg_1641_pp0_iter10_reg <= pixel_border_3_reg_1641_pp0_iter9_reg;
        pixel_border_3_reg_1641_pp0_iter11_reg <= pixel_border_3_reg_1641_pp0_iter10_reg;
        pixel_border_3_reg_1641_pp0_iter12_reg <= pixel_border_3_reg_1641_pp0_iter11_reg;
        pixel_border_3_reg_1641_pp0_iter13_reg <= pixel_border_3_reg_1641_pp0_iter12_reg;
        pixel_border_3_reg_1641_pp0_iter14_reg <= pixel_border_3_reg_1641_pp0_iter13_reg;
        pixel_border_3_reg_1641_pp0_iter15_reg <= pixel_border_3_reg_1641_pp0_iter14_reg;
        pixel_border_3_reg_1641_pp0_iter16_reg <= pixel_border_3_reg_1641_pp0_iter15_reg;
        pixel_border_3_reg_1641_pp0_iter2_reg <= pixel_border_3_reg_1641;
        pixel_border_3_reg_1641_pp0_iter3_reg <= pixel_border_3_reg_1641_pp0_iter2_reg;
        pixel_border_3_reg_1641_pp0_iter4_reg <= pixel_border_3_reg_1641_pp0_iter3_reg;
        pixel_border_3_reg_1641_pp0_iter5_reg <= pixel_border_3_reg_1641_pp0_iter4_reg;
        pixel_border_3_reg_1641_pp0_iter6_reg <= pixel_border_3_reg_1641_pp0_iter5_reg;
        pixel_border_3_reg_1641_pp0_iter7_reg <= pixel_border_3_reg_1641_pp0_iter6_reg;
        pixel_border_3_reg_1641_pp0_iter8_reg <= pixel_border_3_reg_1641_pp0_iter7_reg;
        pixel_border_3_reg_1641_pp0_iter9_reg <= pixel_border_3_reg_1641_pp0_iter8_reg;
        pixel_border_4_reg_1646_pp0_iter10_reg <= pixel_border_4_reg_1646_pp0_iter9_reg;
        pixel_border_4_reg_1646_pp0_iter11_reg <= pixel_border_4_reg_1646_pp0_iter10_reg;
        pixel_border_4_reg_1646_pp0_iter12_reg <= pixel_border_4_reg_1646_pp0_iter11_reg;
        pixel_border_4_reg_1646_pp0_iter13_reg <= pixel_border_4_reg_1646_pp0_iter12_reg;
        pixel_border_4_reg_1646_pp0_iter14_reg <= pixel_border_4_reg_1646_pp0_iter13_reg;
        pixel_border_4_reg_1646_pp0_iter15_reg <= pixel_border_4_reg_1646_pp0_iter14_reg;
        pixel_border_4_reg_1646_pp0_iter16_reg <= pixel_border_4_reg_1646_pp0_iter15_reg;
        pixel_border_4_reg_1646_pp0_iter2_reg <= pixel_border_4_reg_1646;
        pixel_border_4_reg_1646_pp0_iter3_reg <= pixel_border_4_reg_1646_pp0_iter2_reg;
        pixel_border_4_reg_1646_pp0_iter4_reg <= pixel_border_4_reg_1646_pp0_iter3_reg;
        pixel_border_4_reg_1646_pp0_iter5_reg <= pixel_border_4_reg_1646_pp0_iter4_reg;
        pixel_border_4_reg_1646_pp0_iter6_reg <= pixel_border_4_reg_1646_pp0_iter5_reg;
        pixel_border_4_reg_1646_pp0_iter7_reg <= pixel_border_4_reg_1646_pp0_iter6_reg;
        pixel_border_4_reg_1646_pp0_iter8_reg <= pixel_border_4_reg_1646_pp0_iter7_reg;
        pixel_border_4_reg_1646_pp0_iter9_reg <= pixel_border_4_reg_1646_pp0_iter8_reg;
        pixel_border_5_reg_1651_pp0_iter10_reg <= pixel_border_5_reg_1651_pp0_iter9_reg;
        pixel_border_5_reg_1651_pp0_iter11_reg <= pixel_border_5_reg_1651_pp0_iter10_reg;
        pixel_border_5_reg_1651_pp0_iter12_reg <= pixel_border_5_reg_1651_pp0_iter11_reg;
        pixel_border_5_reg_1651_pp0_iter13_reg <= pixel_border_5_reg_1651_pp0_iter12_reg;
        pixel_border_5_reg_1651_pp0_iter14_reg <= pixel_border_5_reg_1651_pp0_iter13_reg;
        pixel_border_5_reg_1651_pp0_iter15_reg <= pixel_border_5_reg_1651_pp0_iter14_reg;
        pixel_border_5_reg_1651_pp0_iter16_reg <= pixel_border_5_reg_1651_pp0_iter15_reg;
        pixel_border_5_reg_1651_pp0_iter2_reg <= pixel_border_5_reg_1651;
        pixel_border_5_reg_1651_pp0_iter3_reg <= pixel_border_5_reg_1651_pp0_iter2_reg;
        pixel_border_5_reg_1651_pp0_iter4_reg <= pixel_border_5_reg_1651_pp0_iter3_reg;
        pixel_border_5_reg_1651_pp0_iter5_reg <= pixel_border_5_reg_1651_pp0_iter4_reg;
        pixel_border_5_reg_1651_pp0_iter6_reg <= pixel_border_5_reg_1651_pp0_iter5_reg;
        pixel_border_5_reg_1651_pp0_iter7_reg <= pixel_border_5_reg_1651_pp0_iter6_reg;
        pixel_border_5_reg_1651_pp0_iter8_reg <= pixel_border_5_reg_1651_pp0_iter7_reg;
        pixel_border_5_reg_1651_pp0_iter9_reg <= pixel_border_5_reg_1651_pp0_iter8_reg;
        pixel_border_6_reg_1656_pp0_iter10_reg <= pixel_border_6_reg_1656_pp0_iter9_reg;
        pixel_border_6_reg_1656_pp0_iter11_reg <= pixel_border_6_reg_1656_pp0_iter10_reg;
        pixel_border_6_reg_1656_pp0_iter12_reg <= pixel_border_6_reg_1656_pp0_iter11_reg;
        pixel_border_6_reg_1656_pp0_iter13_reg <= pixel_border_6_reg_1656_pp0_iter12_reg;
        pixel_border_6_reg_1656_pp0_iter14_reg <= pixel_border_6_reg_1656_pp0_iter13_reg;
        pixel_border_6_reg_1656_pp0_iter15_reg <= pixel_border_6_reg_1656_pp0_iter14_reg;
        pixel_border_6_reg_1656_pp0_iter16_reg <= pixel_border_6_reg_1656_pp0_iter15_reg;
        pixel_border_6_reg_1656_pp0_iter2_reg <= pixel_border_6_reg_1656;
        pixel_border_6_reg_1656_pp0_iter3_reg <= pixel_border_6_reg_1656_pp0_iter2_reg;
        pixel_border_6_reg_1656_pp0_iter4_reg <= pixel_border_6_reg_1656_pp0_iter3_reg;
        pixel_border_6_reg_1656_pp0_iter5_reg <= pixel_border_6_reg_1656_pp0_iter4_reg;
        pixel_border_6_reg_1656_pp0_iter6_reg <= pixel_border_6_reg_1656_pp0_iter5_reg;
        pixel_border_6_reg_1656_pp0_iter7_reg <= pixel_border_6_reg_1656_pp0_iter6_reg;
        pixel_border_6_reg_1656_pp0_iter8_reg <= pixel_border_6_reg_1656_pp0_iter7_reg;
        pixel_border_6_reg_1656_pp0_iter9_reg <= pixel_border_6_reg_1656_pp0_iter8_reg;
        pixel_border_7_reg_1661_pp0_iter10_reg <= pixel_border_7_reg_1661_pp0_iter9_reg;
        pixel_border_7_reg_1661_pp0_iter11_reg <= pixel_border_7_reg_1661_pp0_iter10_reg;
        pixel_border_7_reg_1661_pp0_iter12_reg <= pixel_border_7_reg_1661_pp0_iter11_reg;
        pixel_border_7_reg_1661_pp0_iter13_reg <= pixel_border_7_reg_1661_pp0_iter12_reg;
        pixel_border_7_reg_1661_pp0_iter14_reg <= pixel_border_7_reg_1661_pp0_iter13_reg;
        pixel_border_7_reg_1661_pp0_iter15_reg <= pixel_border_7_reg_1661_pp0_iter14_reg;
        pixel_border_7_reg_1661_pp0_iter16_reg <= pixel_border_7_reg_1661_pp0_iter15_reg;
        pixel_border_7_reg_1661_pp0_iter2_reg <= pixel_border_7_reg_1661;
        pixel_border_7_reg_1661_pp0_iter3_reg <= pixel_border_7_reg_1661_pp0_iter2_reg;
        pixel_border_7_reg_1661_pp0_iter4_reg <= pixel_border_7_reg_1661_pp0_iter3_reg;
        pixel_border_7_reg_1661_pp0_iter5_reg <= pixel_border_7_reg_1661_pp0_iter4_reg;
        pixel_border_7_reg_1661_pp0_iter6_reg <= pixel_border_7_reg_1661_pp0_iter5_reg;
        pixel_border_7_reg_1661_pp0_iter7_reg <= pixel_border_7_reg_1661_pp0_iter6_reg;
        pixel_border_7_reg_1661_pp0_iter8_reg <= pixel_border_7_reg_1661_pp0_iter7_reg;
        pixel_border_7_reg_1661_pp0_iter9_reg <= pixel_border_7_reg_1661_pp0_iter8_reg;
        pixel_border_8_reg_1666_pp0_iter10_reg <= pixel_border_8_reg_1666_pp0_iter9_reg;
        pixel_border_8_reg_1666_pp0_iter11_reg <= pixel_border_8_reg_1666_pp0_iter10_reg;
        pixel_border_8_reg_1666_pp0_iter12_reg <= pixel_border_8_reg_1666_pp0_iter11_reg;
        pixel_border_8_reg_1666_pp0_iter13_reg <= pixel_border_8_reg_1666_pp0_iter12_reg;
        pixel_border_8_reg_1666_pp0_iter14_reg <= pixel_border_8_reg_1666_pp0_iter13_reg;
        pixel_border_8_reg_1666_pp0_iter15_reg <= pixel_border_8_reg_1666_pp0_iter14_reg;
        pixel_border_8_reg_1666_pp0_iter16_reg <= pixel_border_8_reg_1666_pp0_iter15_reg;
        pixel_border_8_reg_1666_pp0_iter2_reg <= pixel_border_8_reg_1666;
        pixel_border_8_reg_1666_pp0_iter3_reg <= pixel_border_8_reg_1666_pp0_iter2_reg;
        pixel_border_8_reg_1666_pp0_iter4_reg <= pixel_border_8_reg_1666_pp0_iter3_reg;
        pixel_border_8_reg_1666_pp0_iter5_reg <= pixel_border_8_reg_1666_pp0_iter4_reg;
        pixel_border_8_reg_1666_pp0_iter6_reg <= pixel_border_8_reg_1666_pp0_iter5_reg;
        pixel_border_8_reg_1666_pp0_iter7_reg <= pixel_border_8_reg_1666_pp0_iter6_reg;
        pixel_border_8_reg_1666_pp0_iter8_reg <= pixel_border_8_reg_1666_pp0_iter7_reg;
        pixel_border_8_reg_1666_pp0_iter9_reg <= pixel_border_8_reg_1666_pp0_iter8_reg;
        pixel_border_9_reg_1671_pp0_iter10_reg <= pixel_border_9_reg_1671_pp0_iter9_reg;
        pixel_border_9_reg_1671_pp0_iter11_reg <= pixel_border_9_reg_1671_pp0_iter10_reg;
        pixel_border_9_reg_1671_pp0_iter12_reg <= pixel_border_9_reg_1671_pp0_iter11_reg;
        pixel_border_9_reg_1671_pp0_iter13_reg <= pixel_border_9_reg_1671_pp0_iter12_reg;
        pixel_border_9_reg_1671_pp0_iter14_reg <= pixel_border_9_reg_1671_pp0_iter13_reg;
        pixel_border_9_reg_1671_pp0_iter15_reg <= pixel_border_9_reg_1671_pp0_iter14_reg;
        pixel_border_9_reg_1671_pp0_iter16_reg <= pixel_border_9_reg_1671_pp0_iter15_reg;
        pixel_border_9_reg_1671_pp0_iter2_reg <= pixel_border_9_reg_1671;
        pixel_border_9_reg_1671_pp0_iter3_reg <= pixel_border_9_reg_1671_pp0_iter2_reg;
        pixel_border_9_reg_1671_pp0_iter4_reg <= pixel_border_9_reg_1671_pp0_iter3_reg;
        pixel_border_9_reg_1671_pp0_iter5_reg <= pixel_border_9_reg_1671_pp0_iter4_reg;
        pixel_border_9_reg_1671_pp0_iter6_reg <= pixel_border_9_reg_1671_pp0_iter5_reg;
        pixel_border_9_reg_1671_pp0_iter7_reg <= pixel_border_9_reg_1671_pp0_iter6_reg;
        pixel_border_9_reg_1671_pp0_iter8_reg <= pixel_border_9_reg_1671_pp0_iter7_reg;
        pixel_border_9_reg_1671_pp0_iter9_reg <= pixel_border_9_reg_1671_pp0_iter8_reg;
        pixel_border_reg_1626_pp0_iter10_reg <= pixel_border_reg_1626_pp0_iter9_reg;
        pixel_border_reg_1626_pp0_iter11_reg <= pixel_border_reg_1626_pp0_iter10_reg;
        pixel_border_reg_1626_pp0_iter12_reg <= pixel_border_reg_1626_pp0_iter11_reg;
        pixel_border_reg_1626_pp0_iter13_reg <= pixel_border_reg_1626_pp0_iter12_reg;
        pixel_border_reg_1626_pp0_iter14_reg <= pixel_border_reg_1626_pp0_iter13_reg;
        pixel_border_reg_1626_pp0_iter15_reg <= pixel_border_reg_1626_pp0_iter14_reg;
        pixel_border_reg_1626_pp0_iter16_reg <= pixel_border_reg_1626_pp0_iter15_reg;
        pixel_border_reg_1626_pp0_iter2_reg <= pixel_border_reg_1626;
        pixel_border_reg_1626_pp0_iter3_reg <= pixel_border_reg_1626_pp0_iter2_reg;
        pixel_border_reg_1626_pp0_iter4_reg <= pixel_border_reg_1626_pp0_iter3_reg;
        pixel_border_reg_1626_pp0_iter5_reg <= pixel_border_reg_1626_pp0_iter4_reg;
        pixel_border_reg_1626_pp0_iter6_reg <= pixel_border_reg_1626_pp0_iter5_reg;
        pixel_border_reg_1626_pp0_iter7_reg <= pixel_border_reg_1626_pp0_iter6_reg;
        pixel_border_reg_1626_pp0_iter8_reg <= pixel_border_reg_1626_pp0_iter7_reg;
        pixel_border_reg_1626_pp0_iter9_reg <= pixel_border_reg_1626_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln174_2_reg_1621_pp0_iter1_reg <= icmp_ln174_2_reg_1621;
        icmp_ln55_reg_1532 <= icmp_ln55_fu_407_p2;
        icmp_ln55_reg_1532_pp0_iter1_reg <= icmp_ln55_reg_1532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter9_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter10_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter11_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter12_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter13_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter14_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter15_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter16_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter17_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter0_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter1_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter2_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter3_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter4_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter5_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter6_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter7_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln82_reg_362 <= ap_phi_reg_pp0_iter8_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln100_reg_1857 <= icmp_ln100_fu_787_p2;
        icmp_ln110_reg_1862 <= icmp_ln110_fu_809_p2;
        icmp_ln115_reg_1867 <= icmp_ln115_fu_831_p2;
        icmp_ln120_reg_1872 <= icmp_ln120_fu_853_p2;
        icmp_ln125_reg_1877 <= icmp_ln125_fu_875_p2;
        icmp_ln130_reg_1882 <= icmp_ln130_fu_897_p2;
        icmp_ln135_reg_1887 <= icmp_ln135_fu_919_p2;
        icmp_ln140_reg_1892 <= icmp_ln140_fu_941_p2;
        icmp_ln145_reg_1897 <= icmp_ln145_fu_963_p2;
        icmp_ln150_reg_1902 <= icmp_ln150_fu_985_p2;
        icmp_ln155_reg_1907 <= icmp_ln155_fu_1007_p2;
        icmp_ln160_reg_1912 <= icmp_ln160_fu_1029_p2;
        icmp_ln165_reg_1917 <= icmp_ln165_fu_1051_p2;
        icmp_ln82_reg_1842 <= icmp_ln82_fu_721_p2;
        icmp_ln88_reg_1847 <= icmp_ln88_fu_743_p2;
        icmp_ln94_reg_1852 <= icmp_ln94_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln174_1_reg_1939 <= icmp_ln174_1_fu_1212_p2;
        key_num_10_reg_1929 <= key_num_10_fu_1198_p3;
        key_num_11_reg_1934 <= key_num_11_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln55_fu_407_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln174_2_reg_1621 <= icmp_ln174_2_fu_619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        key_num_16_reg_1944 <= key_num_16_fu_1280_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        key_num_20_reg_1950 <= key_num_20_fu_1328_p3;
        key_num_21_reg_1955 <= key_num_21_fu_1336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        key_num_26_reg_1960 <= key_num_26_fu_1401_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        key_num_6_reg_1922 <= key_num_6_fu_1150_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_ln82_reg_362 <= ap_phi_reg_pp0_iter19_phi_ln82_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_1532 == 1'd0))) begin
        pixel_border_10_reg_1676 <= IMG_q5;
        pixel_border_11_reg_1681 <= IMG_q4;
        pixel_border_12_reg_1686 <= IMG_q3;
        pixel_border_13_reg_1691 <= IMG_q2;
        pixel_border_14_reg_1696 <= IMG_q1;
        pixel_border_15_reg_1701 <= IMG_q0;
        pixel_border_1_reg_1631 <= IMG_q14;
        pixel_border_2_reg_1636 <= IMG_q13;
        pixel_border_3_reg_1641 <= IMG_q12;
        pixel_border_4_reg_1646 <= IMG_q11;
        pixel_border_5_reg_1651 <= IMG_q10;
        pixel_border_6_reg_1656 <= IMG_q9;
        pixel_border_7_reg_1661 <= IMG_q8;
        pixel_border_8_reg_1666 <= IMG_q7;
        pixel_border_9_reg_1671 <= IMG_q6;
        pixel_border_reg_1626 <= IMG_q15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0))) begin
        pixel_in_reg_1706 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter23_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln180_reg_1971[7 : 0] <= select_ln180_fu_1482_p3[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1532_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln100_reg_1747 <= sub_ln100_fu_648_p2;
        sub_ln110_reg_1754 <= sub_ln110_fu_652_p2;
        sub_ln115_reg_1761 <= sub_ln115_fu_656_p2;
        sub_ln120_reg_1768 <= sub_ln120_fu_660_p2;
        sub_ln125_reg_1775 <= sub_ln125_fu_664_p2;
        sub_ln130_reg_1782 <= sub_ln130_fu_668_p2;
        sub_ln135_reg_1789 <= sub_ln135_fu_672_p2;
        sub_ln140_reg_1796 <= sub_ln140_fu_676_p2;
        sub_ln145_reg_1803 <= sub_ln145_fu_680_p2;
        sub_ln150_reg_1810 <= sub_ln150_fu_684_p2;
        sub_ln155_reg_1817 <= sub_ln155_fu_688_p2;
        sub_ln160_reg_1824 <= sub_ln160_fu_692_p2;
        sub_ln165_reg_1831 <= sub_ln165_fu_696_p2;
        sub_ln82_reg_1726 <= sub_ln82_fu_636_p2;
        sub_ln88_reg_1733 <= sub_ln88_fu_640_p2;
        sub_ln94_reg_1740 <= sub_ln94_fu_644_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce0 = 1'b1;
    end else begin
        IMG_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce1 = 1'b1;
    end else begin
        IMG_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce10 = 1'b1;
    end else begin
        IMG_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce11 = 1'b1;
    end else begin
        IMG_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce12 = 1'b1;
    end else begin
        IMG_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce13 = 1'b1;
    end else begin
        IMG_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce14 = 1'b1;
    end else begin
        IMG_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce15 = 1'b1;
    end else begin
        IMG_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce2 = 1'b1;
    end else begin
        IMG_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce3 = 1'b1;
    end else begin
        IMG_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce4 = 1'b1;
    end else begin
        IMG_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce5 = 1'b1;
    end else begin
        IMG_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce6 = 1'b1;
    end else begin
        IMG_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce7 = 1'b1;
    end else begin
        IMG_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce8 = 1'b1;
    end else begin
        IMG_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IMG_ce9 = 1'b1;
    end else begin
        IMG_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln55_fu_407_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter24_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter24_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 15'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_128;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_431_ce = 1'b1;
    end else begin
        grp_fu_431_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IMG_address0 = zext_ln79_fu_608_p1;

assign IMG_address1 = zext_ln78_fu_597_p1;

assign IMG_address10 = zext_ln69_fu_498_p1;

assign IMG_address11 = zext_ln68_fu_487_p1;

assign IMG_address12 = zext_ln67_fu_476_p1;

assign IMG_address13 = zext_ln66_fu_465_p1;

assign IMG_address14 = zext_ln65_fu_454_p1;

assign IMG_address15 = zext_ln64_fu_443_p1;

assign IMG_address2 = zext_ln77_fu_586_p1;

assign IMG_address3 = zext_ln76_fu_575_p1;

assign IMG_address4 = zext_ln75_fu_564_p1;

assign IMG_address5 = zext_ln74_fu_553_p1;

assign IMG_address6 = zext_ln73_fu_542_p1;

assign IMG_address7 = zext_ln72_fu_531_p1;

assign IMG_address8 = zext_ln71_fu_520_p1;

assign IMG_address9 = zext_ln70_fu_509_p1;

assign abs11_fu_758_p3 = ((abscond10_fu_753_p2[0:0] == 1'b1) ? sub_ln94_reg_1740 : neg9_fu_748_p2);

assign abs14_fu_780_p3 = ((abscond13_fu_775_p2[0:0] == 1'b1) ? sub_ln100_reg_1747 : neg12_fu_770_p2);

assign abs17_fu_802_p3 = ((abscond16_fu_797_p2[0:0] == 1'b1) ? sub_ln110_reg_1754 : neg15_fu_792_p2);

assign abs20_fu_824_p3 = ((abscond19_fu_819_p2[0:0] == 1'b1) ? sub_ln115_reg_1761 : neg18_fu_814_p2);

assign abs23_fu_846_p3 = ((abscond22_fu_841_p2[0:0] == 1'b1) ? sub_ln120_reg_1768 : neg21_fu_836_p2);

assign abs26_fu_868_p3 = ((abscond25_fu_863_p2[0:0] == 1'b1) ? sub_ln125_reg_1775 : neg24_fu_858_p2);

assign abs29_fu_890_p3 = ((abscond28_fu_885_p2[0:0] == 1'b1) ? sub_ln130_reg_1782 : neg27_fu_880_p2);

assign abs32_fu_912_p3 = ((abscond31_fu_907_p2[0:0] == 1'b1) ? sub_ln135_reg_1789 : neg30_fu_902_p2);

assign abs35_fu_934_p3 = ((abscond34_fu_929_p2[0:0] == 1'b1) ? sub_ln140_reg_1796 : neg33_fu_924_p2);

assign abs38_fu_956_p3 = ((abscond37_fu_951_p2[0:0] == 1'b1) ? sub_ln145_reg_1803 : neg36_fu_946_p2);

assign abs41_fu_978_p3 = ((abscond40_fu_973_p2[0:0] == 1'b1) ? sub_ln150_reg_1810 : neg39_fu_968_p2);

assign abs44_fu_1000_p3 = ((abscond43_fu_995_p2[0:0] == 1'b1) ? sub_ln155_reg_1817 : neg42_fu_990_p2);

assign abs47_fu_1022_p3 = ((abscond46_fu_1017_p2[0:0] == 1'b1) ? sub_ln160_reg_1824 : neg45_fu_1012_p2);

assign abs50_fu_1044_p3 = ((abscond49_fu_1039_p2[0:0] == 1'b1) ? sub_ln165_reg_1831 : neg48_fu_1034_p2);

assign abs8_fu_736_p3 = ((abscond7_fu_731_p2[0:0] == 1'b1) ? sub_ln88_reg_1733 : neg6_fu_726_p2);

assign abs_fu_714_p3 = ((abscond_fu_709_p2[0:0] == 1'b1) ? sub_ln82_reg_1726 : neg_fu_704_p2);

assign abscond10_fu_753_p2 = (($signed(sub_ln94_reg_1740) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond13_fu_775_p2 = (($signed(sub_ln100_reg_1747) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond16_fu_797_p2 = (($signed(sub_ln110_reg_1754) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond19_fu_819_p2 = (($signed(sub_ln115_reg_1761) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond22_fu_841_p2 = (($signed(sub_ln120_reg_1768) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond25_fu_863_p2 = (($signed(sub_ln125_reg_1775) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond28_fu_885_p2 = (($signed(sub_ln130_reg_1782) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond31_fu_907_p2 = (($signed(sub_ln135_reg_1789) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond34_fu_929_p2 = (($signed(sub_ln140_reg_1796) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond37_fu_951_p2 = (($signed(sub_ln145_reg_1803) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond40_fu_973_p2 = (($signed(sub_ln150_reg_1810) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond43_fu_995_p2 = (($signed(sub_ln155_reg_1817) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond46_fu_1017_p2 = (($signed(sub_ln160_reg_1824) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond49_fu_1039_p2 = (($signed(sub_ln165_reg_1831) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond7_fu_731_p2 = (($signed(sub_ln88_reg_1733) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond_fu_709_p2 = (($signed(sub_ln82_reg_1726) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign add_ln174_fu_613_p2 = ($signed(zext_ln58_1_fu_427_p1) + $signed(15'd32384));

assign add_ln55_fu_413_p2 = (ap_sig_allocacmp_i_1 + 15'd1);

assign add_ln64_fu_437_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16000));

assign add_ln65_fu_448_p2 = (empty_19_fu_419_p1 + 14'd3);

assign add_ln66_fu_459_p2 = (empty_19_fu_419_p1 + 14'd384);

assign add_ln67_fu_470_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16381));

assign add_ln68_fu_481_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16001));

assign add_ln69_fu_492_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16130));

assign add_ln70_fu_503_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16259));

assign add_ln71_fu_514_p2 = (empty_19_fu_419_p1 + 14'd131);

assign add_ln72_fu_525_p2 = (empty_19_fu_419_p1 + 14'd258);

assign add_ln73_fu_536_p2 = (empty_19_fu_419_p1 + 14'd385);

assign add_ln74_fu_547_p2 = (empty_19_fu_419_p1 + 14'd383);

assign add_ln75_fu_558_p2 = (empty_19_fu_419_p1 + 14'd254);

assign add_ln76_fu_569_p2 = (empty_19_fu_419_p1 + 14'd125);

assign add_ln77_fu_580_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16253));

assign add_ln78_fu_591_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd16126));

assign add_ln79_fu_602_p2 = ($signed(empty_19_fu_419_p1) + $signed(14'd15999));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16 = ((icmp_ln55_reg_1532_pp0_iter15_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_phi_ln82_reg_362 = 'bx;

assign empty_19_fu_419_p1 = ap_sig_allocacmp_i_1[13:0];

assign grp_fu_431_p0 = grp_fu_431_p00;

assign grp_fu_431_p00 = empty_19_fu_419_p1;

assign icmp_ln100_fu_787_p2 = (($signed(threshold) < $signed(abs14_fu_780_p3)) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_809_p2 = (($signed(threshold) < $signed(abs17_fu_802_p3)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_831_p2 = (($signed(threshold) < $signed(abs20_fu_824_p3)) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_853_p2 = (($signed(threshold) < $signed(abs23_fu_846_p3)) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_875_p2 = (($signed(threshold) < $signed(abs26_fu_868_p3)) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_897_p2 = (($signed(threshold) < $signed(abs29_fu_890_p3)) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_919_p2 = (($signed(threshold) < $signed(abs32_fu_912_p3)) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_941_p2 = (($signed(threshold) < $signed(abs35_fu_934_p3)) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_963_p2 = (($signed(threshold) < $signed(abs38_fu_956_p3)) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_985_p2 = (($signed(threshold) < $signed(abs41_fu_978_p3)) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_1007_p2 = (($signed(threshold) < $signed(abs44_fu_1000_p3)) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_1029_p2 = (($signed(threshold) < $signed(abs47_fu_1022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_1051_p2 = (($signed(threshold) < $signed(abs50_fu_1044_p3)) ? 1'b1 : 1'b0);

assign icmp_ln174_1_fu_1212_p2 = ((key_num_6_reg_1922 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln174_2_fu_619_p2 = ((add_ln174_fu_613_p2 > 15'd15616) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_1466_p2 = ((key_num_30_fu_1458_p3 < 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_407_p2 = ((ap_sig_allocacmp_i_1 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_721_p2 = (($signed(threshold) < $signed(abs_fu_714_p3)) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_743_p2 = (($signed(threshold) < $signed(abs8_fu_736_p3)) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_765_p2 = (($signed(threshold) < $signed(abs11_fu_758_p3)) ? 1'b1 : 1'b0);

assign key_num_10_fu_1198_p3 = ((or_ln115_fu_1186_p2[0:0] == 1'b1) ? key_num_8_fu_1174_p3 : key_num_9_fu_1192_p2);

assign key_num_11_fu_1206_p2 = (key_num_10_fu_1198_p3 + 3'd1);

assign key_num_12_fu_1228_p3 = ((or_ln120_fu_1222_p2[0:0] == 1'b1) ? key_num_10_reg_1929 : key_num_11_reg_1934);

assign key_num_13_fu_1249_p2 = (zext_ln47_2_fu_1234_p1 + 4'd1);

assign key_num_14_fu_1255_p3 = ((or_ln125_fu_1243_p2[0:0] == 1'b1) ? zext_ln47_2_fu_1234_p1 : key_num_13_fu_1249_p2);

assign key_num_15_fu_1274_p2 = (key_num_14_fu_1255_p3 + 4'd1);

assign key_num_16_fu_1280_p3 = ((or_ln130_fu_1268_p2[0:0] == 1'b1) ? key_num_14_fu_1255_p3 : key_num_15_fu_1274_p2);

assign key_num_17_fu_1299_p2 = (key_num_16_reg_1944 + 4'd1);

assign key_num_18_fu_1304_p3 = ((or_ln135_fu_1293_p2[0:0] == 1'b1) ? key_num_16_reg_1944 : key_num_17_fu_1299_p2);

assign key_num_19_fu_1322_p2 = (key_num_18_fu_1304_p3 + 4'd1);

assign key_num_1_fu_1088_p3 = ((or_ln82_fu_1061_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign key_num_20_fu_1328_p3 = ((or_ln140_fu_1316_p2[0:0] == 1'b1) ? key_num_18_fu_1304_p3 : key_num_19_fu_1322_p2);

assign key_num_21_fu_1336_p2 = (key_num_20_fu_1328_p3 + 4'd1);

assign key_num_22_fu_1353_p3 = ((or_ln145_fu_1347_p2[0:0] == 1'b1) ? key_num_20_reg_1950 : key_num_21_reg_1955);

assign key_num_23_fu_1370_p2 = (key_num_22_fu_1353_p3 + 4'd1);

assign key_num_24_fu_1376_p3 = ((or_ln150_fu_1364_p2[0:0] == 1'b1) ? key_num_22_fu_1353_p3 : key_num_23_fu_1370_p2);

assign key_num_25_fu_1395_p2 = (key_num_24_fu_1376_p3 + 4'd1);

assign key_num_26_fu_1401_p3 = ((or_ln155_fu_1389_p2[0:0] == 1'b1) ? key_num_24_fu_1376_p3 : key_num_25_fu_1395_p2);

assign key_num_27_fu_1425_p2 = (key_num_26_reg_1960 + 4'd1);

assign key_num_28_fu_1430_p3 = ((or_ln160_fu_1419_p2[0:0] == 1'b1) ? key_num_26_reg_1960 : key_num_27_fu_1425_p2);

assign key_num_29_fu_1452_p2 = (zext_ln47_3_fu_1437_p1 + 5'd1);

assign key_num_2_fu_1096_p3 = ((or_ln88_fu_1082_p2[0:0] == 1'b1) ? zext_ln47_fu_1073_p1 : key_num_1_fu_1088_p3);

assign key_num_30_fu_1458_p3 = ((or_ln165_fu_1446_p2[0:0] == 1'b1) ? zext_ln47_3_fu_1437_p1 : key_num_29_fu_1452_p2);

assign key_num_3_fu_1115_p2 = (key_num_2_fu_1096_p3 + 2'd1);

assign key_num_4_fu_1121_p3 = ((or_ln94_fu_1109_p2[0:0] == 1'b1) ? key_num_2_fu_1096_p3 : key_num_3_fu_1115_p2);

assign key_num_5_fu_1144_p2 = (zext_ln47_1_fu_1129_p1 + 3'd1);

assign key_num_6_fu_1150_p3 = ((or_ln100_fu_1138_p2[0:0] == 1'b1) ? zext_ln47_1_fu_1129_p1 : key_num_5_fu_1144_p2);

assign key_num_7_fu_1169_p2 = (key_num_6_reg_1922 + 3'd1);

assign key_num_8_fu_1174_p3 = ((or_ln110_fu_1163_p2[0:0] == 1'b1) ? key_num_6_reg_1922 : key_num_7_fu_1169_p2);

assign key_num_9_fu_1192_p2 = (key_num_8_fu_1174_p3 + 3'd1);

assign key_num_fu_1067_p2 = (or_ln82_fu_1061_p2 ^ 1'd1);

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = select_ln180_reg_1971;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd15;

assign m_axi_gmem_WUSER = 1'd0;

assign neg12_fu_770_p2 = (32'd0 - sub_ln100_reg_1747);

assign neg15_fu_792_p2 = (32'd0 - sub_ln110_reg_1754);

assign neg18_fu_814_p2 = (32'd0 - sub_ln115_reg_1761);

assign neg21_fu_836_p2 = (32'd0 - sub_ln120_reg_1768);

assign neg24_fu_858_p2 = (32'd0 - sub_ln125_reg_1775);

assign neg27_fu_880_p2 = (32'd0 - sub_ln130_reg_1782);

assign neg30_fu_902_p2 = (32'd0 - sub_ln135_reg_1789);

assign neg33_fu_924_p2 = (32'd0 - sub_ln140_reg_1796);

assign neg36_fu_946_p2 = (32'd0 - sub_ln145_reg_1803);

assign neg39_fu_968_p2 = (32'd0 - sub_ln150_reg_1810);

assign neg42_fu_990_p2 = (32'd0 - sub_ln155_reg_1817);

assign neg45_fu_1012_p2 = (32'd0 - sub_ln160_reg_1824);

assign neg48_fu_1034_p2 = (32'd0 - sub_ln165_reg_1831);

assign neg6_fu_726_p2 = (32'd0 - sub_ln88_reg_1733);

assign neg9_fu_748_p2 = (32'd0 - sub_ln94_reg_1740);

assign neg_fu_704_p2 = (32'd0 - sub_ln82_reg_1726);

assign or_ln100_fu_1138_p2 = (xor_ln100_fu_1133_p2 | ap_phi_reg_pp0_iter19_phi_ln82_reg_362);

assign or_ln110_fu_1163_p2 = (xor_ln110_fu_1158_p2 | phi_ln82_reg_362);

assign or_ln115_fu_1186_p2 = (xor_ln115_fu_1181_p2 | phi_ln82_reg_362);

assign or_ln120_fu_1222_p2 = (xor_ln120_fu_1217_p2 | phi_ln82_reg_362_pp0_iter20_reg);

assign or_ln125_fu_1243_p2 = (xor_ln125_fu_1238_p2 | phi_ln82_reg_362_pp0_iter20_reg);

assign or_ln130_fu_1268_p2 = (xor_ln130_fu_1263_p2 | phi_ln82_reg_362_pp0_iter20_reg);

assign or_ln135_fu_1293_p2 = (xor_ln135_fu_1288_p2 | phi_ln82_reg_362_pp0_iter21_reg);

assign or_ln140_fu_1316_p2 = (xor_ln140_fu_1311_p2 | phi_ln82_reg_362_pp0_iter21_reg);

assign or_ln145_fu_1347_p2 = (xor_ln145_fu_1342_p2 | phi_ln82_reg_362_pp0_iter22_reg);

assign or_ln150_fu_1364_p2 = (xor_ln150_fu_1359_p2 | phi_ln82_reg_362_pp0_iter22_reg);

assign or_ln155_fu_1389_p2 = (xor_ln155_fu_1384_p2 | phi_ln82_reg_362_pp0_iter22_reg);

assign or_ln160_fu_1419_p2 = (xor_ln160_fu_1414_p2 | phi_ln82_reg_362_pp0_iter23_reg);

assign or_ln165_fu_1446_p2 = (xor_ln165_fu_1441_p2 | phi_ln82_reg_362_pp0_iter23_reg);

assign or_ln174_1_fu_1477_p2 = (or_ln174_fu_1472_p2 | icmp_ln174_1_reg_1939_pp0_iter23_reg);

assign or_ln174_fu_1472_p2 = (icmp_ln174_fu_1466_p2 | icmp_ln174_2_reg_1621_pp0_iter23_reg);

assign or_ln82_fu_1061_p2 = (xor_ln82_fu_1056_p2 | ap_phi_reg_pp0_iter19_phi_ln82_reg_362);

assign or_ln88_fu_1082_p2 = (xor_ln88_fu_1077_p2 | ap_phi_reg_pp0_iter19_phi_ln82_reg_362);

assign or_ln94_fu_1109_p2 = (xor_ln94_fu_1104_p2 | ap_phi_reg_pp0_iter19_phi_ln82_reg_362);

assign select_ln180_fu_1482_p3 = ((or_ln174_1_fu_1477_p2[0:0] == 1'b1) ? 32'd0 : 32'd255);

assign sub_ln100_fu_648_p2 = (pixel_border_3_reg_1641_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln110_fu_652_p2 = (pixel_border_4_reg_1646_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln115_fu_656_p2 = (pixel_border_5_reg_1651_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln120_fu_660_p2 = (pixel_border_6_reg_1656_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln125_fu_664_p2 = (pixel_border_7_reg_1661_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln130_fu_668_p2 = (pixel_border_8_reg_1666_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln135_fu_672_p2 = (pixel_border_9_reg_1671_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln140_fu_676_p2 = (pixel_border_10_reg_1676_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln145_fu_680_p2 = (pixel_border_11_reg_1681_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln150_fu_684_p2 = (pixel_border_12_reg_1686_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln155_fu_688_p2 = (pixel_border_13_reg_1691_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln160_fu_692_p2 = (pixel_border_14_reg_1696_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln165_fu_696_p2 = (pixel_border_15_reg_1701_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln82_fu_636_p2 = (pixel_border_reg_1626_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln88_fu_640_p2 = (pixel_border_1_reg_1631_pp0_iter16_reg - pixel_in_reg_1706);

assign sub_ln94_fu_644_p2 = (pixel_border_2_reg_1636_pp0_iter16_reg - pixel_in_reg_1706);

assign trunc_ln45_fu_700_p1 = grp_fu_431_p2[14:0];

assign xor_ln100_fu_1133_p2 = (icmp_ln100_reg_1857 ^ 1'd1);

assign xor_ln110_fu_1158_p2 = (icmp_ln110_reg_1862_pp0_iter19_reg ^ 1'd1);

assign xor_ln115_fu_1181_p2 = (icmp_ln115_reg_1867_pp0_iter19_reg ^ 1'd1);

assign xor_ln120_fu_1217_p2 = (icmp_ln120_reg_1872_pp0_iter20_reg ^ 1'd1);

assign xor_ln125_fu_1238_p2 = (icmp_ln125_reg_1877_pp0_iter20_reg ^ 1'd1);

assign xor_ln130_fu_1263_p2 = (icmp_ln130_reg_1882_pp0_iter20_reg ^ 1'd1);

assign xor_ln135_fu_1288_p2 = (icmp_ln135_reg_1887_pp0_iter21_reg ^ 1'd1);

assign xor_ln140_fu_1311_p2 = (icmp_ln140_reg_1892_pp0_iter21_reg ^ 1'd1);

assign xor_ln145_fu_1342_p2 = (icmp_ln145_reg_1897_pp0_iter22_reg ^ 1'd1);

assign xor_ln150_fu_1359_p2 = (icmp_ln150_reg_1902_pp0_iter22_reg ^ 1'd1);

assign xor_ln155_fu_1384_p2 = (icmp_ln155_reg_1907_pp0_iter22_reg ^ 1'd1);

assign xor_ln160_fu_1414_p2 = (icmp_ln160_reg_1912_pp0_iter23_reg ^ 1'd1);

assign xor_ln165_fu_1441_p2 = (icmp_ln165_reg_1917_pp0_iter23_reg ^ 1'd1);

assign xor_ln82_fu_1056_p2 = (icmp_ln82_reg_1842 ^ 1'd1);

assign xor_ln88_fu_1077_p2 = (icmp_ln88_reg_1847 ^ 1'd1);

assign xor_ln94_fu_1104_p2 = (icmp_ln94_reg_1852 ^ 1'd1);

assign zext_ln47_1_fu_1129_p1 = key_num_4_fu_1121_p3;

assign zext_ln47_2_fu_1234_p1 = key_num_12_fu_1228_p3;

assign zext_ln47_3_fu_1437_p1 = key_num_28_fu_1430_p3;

assign zext_ln47_fu_1073_p1 = key_num_fu_1067_p2;

assign zext_ln58_1_fu_427_p1 = empty_19_fu_419_p1;

assign zext_ln64_fu_443_p1 = add_ln64_fu_437_p2;

assign zext_ln65_fu_454_p1 = add_ln65_fu_448_p2;

assign zext_ln66_fu_465_p1 = add_ln66_fu_459_p2;

assign zext_ln67_fu_476_p1 = add_ln67_fu_470_p2;

assign zext_ln68_fu_487_p1 = add_ln68_fu_481_p2;

assign zext_ln69_fu_498_p1 = add_ln69_fu_492_p2;

assign zext_ln70_fu_509_p1 = add_ln70_fu_503_p2;

assign zext_ln71_fu_520_p1 = add_ln71_fu_514_p2;

assign zext_ln72_fu_531_p1 = add_ln72_fu_525_p2;

assign zext_ln73_fu_542_p1 = add_ln73_fu_536_p2;

assign zext_ln74_fu_553_p1 = add_ln74_fu_547_p2;

assign zext_ln75_fu_564_p1 = add_ln75_fu_558_p2;

assign zext_ln76_fu_575_p1 = add_ln76_fu_569_p2;

assign zext_ln77_fu_586_p1 = add_ln77_fu_580_p2;

assign zext_ln78_fu_597_p1 = add_ln78_fu_591_p2;

assign zext_ln79_fu_608_p1 = add_ln79_fu_602_p2;

always @ (posedge ap_clk) begin
    select_ln180_reg_1971[31:8] <= 24'b000000000000000000000000;
end

endmodule //fast_accel_fast_accel_Pipeline_VITIS_LOOP_55_2
