{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706225462544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706225462544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 20:31:02 2024 " "Processing started: Thu Jan 25 20:31:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706225462544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225462544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225462544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706225462937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706225462937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/timescale.sv 0 0 " "Found 0 design units, including 0 entities, in source file i2c_master/timescale.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/lut_ov5640_rgb565_1024_768.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master/lut_ov5640_rgb565_1024_768.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut_ov5640_rgb565_1024_768 " "Found entity 1: lut_ov5640_rgb565_1024_768" {  } { { "i2c_master/lut_ov5640_rgb565_1024_768.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/lut_ov5640_rgb565_1024_768.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/i2c_master_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master/i2c_master_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "i2c_master/i2c_master_top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_top.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/i2c_master_defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file i2c_master/i2c_master_defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466654 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state i2c_master/i2c_master_byte_ctrl.sv(199) " "Unrecognized synthesis attribute \"enum_state\" at i2c_master/i2c_master_byte_ctrl.sv(199)" {  } { { "i2c_master/i2c_master_byte_ctrl.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_byte_ctrl.sv" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/i2c_master_byte_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master/i2c_master_byte_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "i2c_master/i2c_master_byte_ctrl.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_byte_ctrl.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466655 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state i2c_master/i2c_master_bit_ctrl.sv(185) " "Unrecognized synthesis attribute \"enum_state\" at i2c_master/i2c_master_bit_ctrl.sv(185)" {  } { { "i2c_master/i2c_master_bit_ctrl.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_bit_ctrl.sv" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/i2c_master_bit_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master/i2c_master_bit_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "i2c_master/i2c_master_bit_ctrl.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_bit_ctrl.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/i2c_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master/i2c_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "i2c_master/i2c_config.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_config.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master/i2c_com.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master/i2c_com.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "i2c_master/i2c_com.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_com.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_tx " "Found entity 1: i2s_tx" {  } { { "i2s_tx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2s_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ax_debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file ax_debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "ax_debounce.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/ax_debounce.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706225466659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225466659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack i2c_config.sv(55) " "Verilog HDL Implicit Net warning at i2c_config.sv(55): created implicit net for \"ack\"" {  } { { "i2c_master/i2c_config.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_config.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end i2c_config.sv(58) " "Verilog HDL Implicit Net warning at i2c_config.sv(58): created implicit net for \"tr_end\"" {  } { { "i2c_master/i2c_config.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_config.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i2s_bclk top.sv(78) " "Verilog HDL Implicit Net warning at top.sv(78): created implicit net for \"i2s_bclk\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i2s_lrclk top.sv(79) " "Verilog HDL Implicit Net warning at top.sv(79): created implicit net for \"i2s_lrclk\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i2s_sdata top.sv(80) " "Verilog HDL Implicit Net warning at top.sv(80): created implicit net for \"i2s_sdata\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706225466761 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rtc_seg_sel top.sv(97) " "Verilog HDL warning at top.sv(97): object rtc_seg_sel used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rtc_seg_data top.sv(98) " "Verilog HDL warning at top.sv(98): object rtc_seg_data used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "eeprom_seg_sel top.sv(99) " "Verilog HDL warning at top.sv(99): object eeprom_seg_sel used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 99 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "eeprom_seg_data top.sv(100) " "Verilog HDL warning at top.sv(100): object eeprom_seg_data used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 100 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_seg_sel top.sv(101) " "Verilog HDL warning at top.sv(101): object sd_seg_sel used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_seg_data top.sv(102) " "Verilog HDL warning at top.sv(102): object sd_seg_data used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 102 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdbmp_rst_n top.sv(104) " "Verilog HDL or VHDL warning at top.sv(104): object \"sdbmp_rst_n\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_rst_n top.sv(105) " "Verilog HDL or VHDL warning at top.sv(105): object \"ov_rst_n\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buzzer_rst_n top.sv(106) " "Verilog HDL or VHDL warning at top.sv(106): object \"buzzer_rst_n\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_negedge4_d0 top.sv(113) " "Verilog HDL or VHDL warning at top.sv(113): object \"button_negedge4_d0\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_negedge3_d0 top.sv(114) " "Verilog HDL or VHDL warning at top.sv(114): object \"button_negedge3_d0\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ext_mem_clk top.sv(117) " "Verilog HDL warning at top.sv(117): object ext_mem_clk used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 117 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_burst_req top.sv(129) " "Verilog HDL or VHDL warning at top.sv(129): object \"rd_burst_req\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_burst_req top.sv(130) " "Verilog HDL or VHDL warning at top.sv(130): object \"wr_burst_req\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_burst_len top.sv(131) " "Verilog HDL or VHDL warning at top.sv(131): object \"rd_burst_len\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_burst_len top.sv(132) " "Verilog HDL or VHDL warning at top.sv(132): object \"wr_burst_len\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_burst_addr top.sv(133) " "Verilog HDL or VHDL warning at top.sv(133): object \"rd_burst_addr\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_burst_addr top.sv(134) " "Verilog HDL or VHDL warning at top.sv(134): object \"wr_burst_addr\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_burst_data top.sv(137) " "Verilog HDL or VHDL warning at top.sv(137): object \"wr_burst_data\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_rd_burst_req top.sv(139) " "Verilog HDL warning at top.sv(139): object sd_rd_burst_req used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 139 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_wr_burst_req top.sv(140) " "Verilog HDL warning at top.sv(140): object sd_wr_burst_req used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 140 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_rd_burst_len top.sv(141) " "Verilog HDL warning at top.sv(141): object sd_rd_burst_len used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 141 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_wr_burst_len top.sv(142) " "Verilog HDL warning at top.sv(142): object sd_wr_burst_len used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 142 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_rd_burst_addr top.sv(143) " "Verilog HDL warning at top.sv(143): object sd_rd_burst_addr used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 143 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_wr_burst_addr top.sv(144) " "Verilog HDL warning at top.sv(144): object sd_wr_burst_addr used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 144 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466762 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_wr_burst_data top.sv(145) " "Verilog HDL warning at top.sv(145): object sd_wr_burst_data used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 145 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_rd_burst_req top.sv(147) " "Verilog HDL warning at top.sv(147): object ov_rd_burst_req used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_wr_burst_req top.sv(148) " "Verilog HDL warning at top.sv(148): object ov_wr_burst_req used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_rd_burst_len top.sv(149) " "Verilog HDL warning at top.sv(149): object ov_rd_burst_len used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 149 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_wr_burst_len top.sv(150) " "Verilog HDL warning at top.sv(150): object ov_wr_burst_len used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_rd_burst_addr top.sv(151) " "Verilog HDL warning at top.sv(151): object ov_rd_burst_addr used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 151 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_wr_burst_addr top.sv(152) " "Verilog HDL warning at top.sv(152): object ov_wr_burst_addr used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 152 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ov_wr_burst_data top.sv(153) " "Verilog HDL warning at top.sv(153): object ov_wr_burst_data used but never assigned" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 153 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top.sv(319) " "Verilog HDL assignment warning at top.sv(319): truncated value with size 32 to match size of target (25)" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rtc_seg_sel 0 top.sv(97) " "Net \"rtc_seg_sel\" at top.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rtc_seg_data 0 top.sv(98) " "Net \"rtc_seg_data\" at top.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eeprom_seg_sel 0 top.sv(99) " "Net \"eeprom_seg_sel\" at top.sv(99) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eeprom_seg_data 0 top.sv(100) " "Net \"eeprom_seg_data\" at top.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sd_seg_sel 0 top.sv(101) " "Net \"sd_seg_sel\" at top.sv(101) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sd_seg_data 0 top.sv(102) " "Net \"sd_seg_data\" at top.sv(102) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ext_mem_clk 0 top.sv(117) " "Net \"ext_mem_clk\" at top.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_dqm top.sv(49) " "Output port \"sdram_dqm\" at top.sv(49) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ba top.sv(50) " "Output port \"sdram_ba\" at top.sv(50) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_addr top.sv(51) " "Output port \"sdram_addr\" at top.sv(51) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rtc_sclk top.sv(8) " "Output port \"rtc_sclk\" at top.sv(8) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rtc_ce top.sv(9) " "Output port \"rtc_ce\" at top.sv(9) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx top.sv(12) " "Output port \"uart_tx\" at top.sv(12) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.sv(25) " "Output port \"buzzer\" at top.sv(25) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_nCS top.sv(27) " "Output port \"SD_nCS\" at top.sv(27) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_DCLK top.sv(28) " "Output port \"SD_DCLK\" at top.sv(28) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_MOSI top.sv(29) " "Output port \"SD_MOSI\" at top.sv(29) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cmos_rst_n top.sv(39) " "Output port \"cmos_rst_n\" at top.sv(39) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cmos_pwdn top.sv(40) " "Output port \"cmos_pwdn\" at top.sv(40) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cke top.sv(44) " "Output port \"sdram_cke\" at top.sv(44) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cs_n top.sv(45) " "Output port \"sdram_cs_n\" at top.sv(45) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_we_n top.sv(46) " "Output port \"sdram_we_n\" at top.sv(46) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cas_n top.sv(47) " "Output port \"sdram_cas_n\" at top.sv(47) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ras_n top.sv(48) " "Output port \"sdram_ras_n\" at top.sv(48) has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706225466763 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_receiver_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_receiver_inst\"" {  } { { "top.sv" "uart_receiver_inst" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(112) " "Verilog HDL assignment warning at uart_rx.sv(112): truncated value with size 32 to match size of target (3)" {  } { { "source/uart_rx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_rx.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706225466766 "|top|uart_rx:uart_receiver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.sv(130) " "Verilog HDL assignment warning at uart_rx.sv(130): truncated value with size 32 to match size of target (6)" {  } { { "source/uart_rx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_rx.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706225466766 "|top|uart_rx:uart_receiver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(133) " "Verilog HDL assignment warning at uart_rx.sv(133): truncated value with size 32 to match size of target (16)" {  } { { "source/uart_rx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_rx.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706225466766 "|top|uart_rx:uart_receiver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_tx i2s_tx:i2s_transmitter_inst " "Elaborating entity \"i2s_tx\" for hierarchy \"i2s_tx:i2s_transmitter_inst\"" {  } { { "top.sv" "i2s_transmitter_inst" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_tx.sv(52) " "Verilog HDL assignment warning at i2s_tx.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "i2s_tx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2s_tx.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706225466767 "|top|i2s_tx:i2s_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_tx.sv(55) " "Verilog HDL assignment warning at i2s_tx.sv(55): truncated value with size 32 to match size of target (5)" {  } { { "i2s_tx.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2s_tx.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706225466767 "|top|i2s_tx:i2s_transmitter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_a0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_a0\"" {  } { { "top.sv" "ax_debounce_a0" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225466768 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706225468113 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "rtc_data " "bidirectional pin \"rtc_data\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "i2c_sda " "bidirectional pin \"i2c_sda\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "i2c_scl " "bidirectional pin \"i2c_scl\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cmos_scl " "bidirectional pin \"cmos_scl\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cmos_sda " "bidirectional pin \"cmos_sda\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[0\] " "bidirectional pin \"sdram_dq\[0\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[1\] " "bidirectional pin \"sdram_dq\[1\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[2\] " "bidirectional pin \"sdram_dq\[2\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[3\] " "bidirectional pin \"sdram_dq\[3\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[4\] " "bidirectional pin \"sdram_dq\[4\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[5\] " "bidirectional pin \"sdram_dq\[5\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[6\] " "bidirectional pin \"sdram_dq\[6\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[7\] " "bidirectional pin \"sdram_dq\[7\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[8\] " "bidirectional pin \"sdram_dq\[8\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[9\] " "bidirectional pin \"sdram_dq\[9\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[10\] " "bidirectional pin \"sdram_dq\[10\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[11\] " "bidirectional pin \"sdram_dq\[11\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[12\] " "bidirectional pin \"sdram_dq\[12\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[13\] " "bidirectional pin \"sdram_dq\[13\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[14\] " "bidirectional pin \"sdram_dq\[14\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[15\] " "bidirectional pin \"sdram_dq\[15\]\" has no driver" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706225468126 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1706225468126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtc_sclk GND " "Pin \"rtc_sclk\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|rtc_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtc_ce GND " "Pin \"rtc_ce\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|rtc_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx GND " "Pin \"uart_tx\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|uart_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[0\] GND " "Pin \"seg_sel\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[1\] GND " "Pin \"seg_sel\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[2\] GND " "Pin \"seg_sel\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] GND " "Pin \"seg_sel\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] GND " "Pin \"seg_sel\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] GND " "Pin \"seg_sel\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[0\] GND " "Pin \"seg_data\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[1\] GND " "Pin \"seg_data\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[2\] GND " "Pin \"seg_data\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[3\] GND " "Pin \"seg_data\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[4\] GND " "Pin \"seg_data\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[5\] GND " "Pin \"seg_data\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[6\] GND " "Pin \"seg_data\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] GND " "Pin \"seg_data\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|seg_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_nCS GND " "Pin \"SD_nCS\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|SD_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_DCLK GND " "Pin \"SD_DCLK\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|SD_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_MOSI GND " "Pin \"SD_MOSI\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|SD_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_xclk GND " "Pin \"cmos_xclk\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|cmos_xclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n GND " "Pin \"cmos_rst_n\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_clk GND " "Pin \"sdram_clk\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke GND " "Pin \"sdram_cke\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_we_n GND " "Pin \"sdram_we_n\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cas_n GND " "Pin \"sdram_cas_n\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ras_n GND " "Pin \"sdram_ras_n\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[0\] GND " "Pin \"sdram_ba\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[1\] GND " "Pin \"sdram_ba\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[0\] GND " "Pin \"sdram_addr\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[1\] GND " "Pin \"sdram_addr\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[4\] GND " "Pin \"sdram_addr\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[5\] GND " "Pin \"sdram_addr\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[10\] GND " "Pin \"sdram_addr\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706225468153 "|top|sdram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706225468153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "121 " "121 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706225468213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706225468490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706225468490 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|key4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_MISO " "No output dependent on input pin \"SD_MISO\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|SD_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_vsync " "No output dependent on input pin \"cmos_vsync\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_vsync"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_href " "No output dependent on input pin \"cmos_href\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_href"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_pclk " "No output dependent on input pin \"cmos_pclk\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_pclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[0\] " "No output dependent on input pin \"cmos_db\[0\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[1\] " "No output dependent on input pin \"cmos_db\[1\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[2\] " "No output dependent on input pin \"cmos_db\[2\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[3\] " "No output dependent on input pin \"cmos_db\[3\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[4\] " "No output dependent on input pin \"cmos_db\[4\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[5\] " "No output dependent on input pin \"cmos_db\[5\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[6\] " "No output dependent on input pin \"cmos_db\[6\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[7\] " "No output dependent on input pin \"cmos_db\[7\]\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|cmos_db[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706225469013 "|top|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706225469013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706225469025 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706225469025 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1706225469025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706225469025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706225469037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 20:31:09 2024 " "Processing ended: Thu Jan 25 20:31:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706225469037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706225469037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706225469037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706225469037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706225471518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706225471518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 20:31:10 2024 " "Processing started: Thu Jan 25 20:31:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706225471518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706225471518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706225471518 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706225472192 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1706225472201 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1706225472201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706225472275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706225472276 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706225472294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706225472387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706225472387 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706225472673 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706225472676 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706225473074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706225473074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706225473074 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706225473074 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706225473079 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706225473079 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706225473079 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706225473079 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706225473093 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706225473926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706225473926 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1706225473927 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1706225473927 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706225473928 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1706225473928 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706225473928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706225473957 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706225473958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706225473958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706225473959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706225473959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706225473960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706225473960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706225473960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706225473960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706225473960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706225473960 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LRCLK " "Node \"LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MCLK " "Node \"MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCLK " "Node \"SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_1 " "Node \"audio_signal_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_10 " "Node \"audio_signal_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_11 " "Node \"audio_signal_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_12 " "Node \"audio_signal_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_13 " "Node \"audio_signal_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_14 " "Node \"audio_signal_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_15 " "Node \"audio_signal_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_16 " "Node \"audio_signal_16\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_17 " "Node \"audio_signal_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_18 " "Node \"audio_signal_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_19 " "Node \"audio_signal_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_2 " "Node \"audio_signal_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_20 " "Node \"audio_signal_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_21 " "Node \"audio_signal_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_22 " "Node \"audio_signal_22\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_23 " "Node \"audio_signal_23\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_24 " "Node \"audio_signal_24\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_25 " "Node \"audio_signal_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_26 " "Node \"audio_signal_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_27 " "Node \"audio_signal_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_28 " "Node \"audio_signal_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_29 " "Node \"audio_signal_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_3 " "Node \"audio_signal_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_30 " "Node \"audio_signal_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_31 " "Node \"audio_signal_31\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_32 " "Node \"audio_signal_32\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_4 " "Node \"audio_signal_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_5 " "Node \"audio_signal_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_6 " "Node \"audio_signal_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_7 " "Node \"audio_signal_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_8 " "Node \"audio_signal_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_9 " "Node \"audio_signal_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[0\] " "Node \"vga_out_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[1\] " "Node \"vga_out_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[2\] " "Node \"vga_out_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[3\] " "Node \"vga_out_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[4\] " "Node \"vga_out_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[0\] " "Node \"vga_out_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[1\] " "Node \"vga_out_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[2\] " "Node \"vga_out_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[3\] " "Node \"vga_out_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[4\] " "Node \"vga_out_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[5\] " "Node \"vga_out_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_hs " "Node \"vga_out_hs\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[0\] " "Node \"vga_out_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[1\] " "Node \"vga_out_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[2\] " "Node \"vga_out_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[3\] " "Node \"vga_out_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[4\] " "Node \"vga_out_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_vs " "Node \"vga_out_vs\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706225474014 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1706225474014 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706225474015 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706225474078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706225474572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706225474630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706225474635 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706225474667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706225474667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706225474841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706225475064 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706225475064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706225475086 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1706225475086 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706225475086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706225475088 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706225475176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706225475180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706225475393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706225475393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706225475583 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706225475855 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1706225476135 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key4 3.3-V LVTTL E16 " "Pin key4 uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { key4 } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key4" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_MISO 3.3-V LVTTL E15 " "Pin SD_MISO uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { SD_MISO } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_MISO" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync 3.3-V LVTTL F2 " "Pin cmos_vsync uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_vsync } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href 3.3-V LVTTL K1 " "Pin cmos_href uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_href } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL G1 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_pclk } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[0\] 3.3-V LVTTL L2 " "Pin cmos_db\[0\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[0] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[0\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[1\] 3.3-V LVTTL M6 " "Pin cmos_db\[1\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[1] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[1\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[2\] 3.3-V LVTTL G2 " "Pin cmos_db\[2\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[2] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[2\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[3\] 3.3-V LVTTL M1 " "Pin cmos_db\[3\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[3] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[3\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[4\] 3.3-V LVTTL L1 " "Pin cmos_db\[4\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[4] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[4\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[5\] 3.3-V LVTTL N5 " "Pin cmos_db\[5\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[5] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[5\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[6\] 3.3-V LVTTL J1 " "Pin cmos_db\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[6] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[6\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[7\] 3.3-V LVTTL J2 " "Pin cmos_db\[7\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[7] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[7\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { rst_n } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVTTL M2 " "Pin uart_rx uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { uart_rx } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL M16 " "Pin key3 uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { key3 } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL M15 " "Pin key2 uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { key2 } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rtc_data 3.3-V LVTTL M8 " "Pin rtc_data uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { rtc_data } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rtc_data" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL E6 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_scl 3.3-V LVTTL D1 " "Pin i2c_scl uses I/O standard 3.3-V LVTTL at D1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl 3.3-V LVTTL F1 " "Pin cmos_scl uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda 3.3-V LVTTL F3 " "Pin cmos_sda uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL P14 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL M12 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL N14 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL L12 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL L13 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL L14 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL L11 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL K12 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL G16 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL J11 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL J16 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL J15 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL K16 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL K15 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL L16 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL L15 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706225476138 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1706225476138 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "21 " "Following 21 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "rtc_data a permanently disabled " "Pin rtc_data has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { rtc_data } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rtc_data" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_sda a permanently disabled " "Pin i2c_sda has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_scl a permanently disabled " "Pin i2c_scl has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl a permanently disabled " "Pin cmos_scl has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_sda a permanently disabled " "Pin cmos_sda has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[0\] a permanently disabled " "Pin sdram_dq\[0\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[1\] a permanently disabled " "Pin sdram_dq\[1\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[2\] a permanently disabled " "Pin sdram_dq\[2\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[3\] a permanently disabled " "Pin sdram_dq\[3\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[4\] a permanently disabled " "Pin sdram_dq\[4\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[5\] a permanently disabled " "Pin sdram_dq\[5\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[6\] a permanently disabled " "Pin sdram_dq\[6\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[7\] a permanently disabled " "Pin sdram_dq\[7\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[8\] a permanently disabled " "Pin sdram_dq\[8\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[9\] a permanently disabled " "Pin sdram_dq\[9\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[10\] a permanently disabled " "Pin sdram_dq\[10\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[11\] a permanently disabled " "Pin sdram_dq\[11\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[12\] a permanently disabled " "Pin sdram_dq\[12\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[13\] a permanently disabled " "Pin sdram_dq\[13\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[14\] a permanently disabled " "Pin sdram_dq\[14\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[15\] a permanently disabled " "Pin sdram_dq\[15\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706225476139 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1706225476139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/output_files/top.fit.smsg " "Generated suppressed messages file /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706225476192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1952 " "Peak virtual memory: 1952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706225476346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 20:31:16 2024 " "Processing ended: Thu Jan 25 20:31:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706225476346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706225476346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706225476346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706225476346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706225478333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706225478333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 20:31:18 2024 " "Processing started: Thu Jan 25 20:31:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706225478333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706225478333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706225478333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706225478474 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706225478691 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706225478698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706225478915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 20:31:18 2024 " "Processing ended: Thu Jan 25 20:31:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706225478915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706225478915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706225478915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706225478915 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706225479547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706225480012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706225480012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 20:31:19 2024 " "Processing started: Thu Jan 25 20:31:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706225480012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706225480012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706225480012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706225480035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706225480076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706225480076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706225480142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706225480142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706225480268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706225480268 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1706225480268 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1706225480268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706225480269 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1706225480269 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706225480269 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1706225480287 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706225480287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480298 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706225480300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706225480333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706225480582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706225480605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1706225480605 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1706225480605 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1706225480605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480607 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706225480609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706225480663 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1706225480663 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1706225480663 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1706225480663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706225480665 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706225480896 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706225480896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706225480910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 20:31:20 2024 " "Processing ended: Thu Jan 25 20:31:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706225480910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706225480910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706225480910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706225480910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706225482179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706225482179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 20:31:22 2024 " "Processing started: Thu Jan 25 20:31:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706225482179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706225482179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706225482180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706225482382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.svo /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/simulation/modelsim/ simulation " "Generated file top.svo in folder \"/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706225482492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706225482508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 20:31:22 2024 " "Processing ended: Thu Jan 25 20:31:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706225482508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706225482508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706225482508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706225482508 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 234 s " "Quartus Prime Full Compilation was successful. 0 errors, 234 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706225483106 ""}
