<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: src/stm32f10x_fsmc.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>src/stm32f10x_fsmc.c File Reference</h1>  </div>
</div>
<div class="contents">

<p>This file provides all the FSMC firmware functions.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="stm32f10x__rcc_8h_source.html">stm32f10x_rcc.h</a>&quot;</code><br/>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c427afcf32b17fb72be67fd4638e6d5"></a><!-- doxytag: member="stm32f10x_fsmc.c::BCR_MBKEN_Set" ref="ga3c427afcf32b17fb72be67fd4638e6d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BCR_MBKEN_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63b72d32a32c53a057ee0a45bed0d3b"></a><!-- doxytag: member="stm32f10x_fsmc.c::BCR_MBKEN_Reset" ref="gaa63b72d32a32c53a057ee0a45bed0d3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BCR_MBKEN_Reset</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000FFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38da33a73789b2c932962d75dfc1341f"></a><!-- doxytag: member="stm32f10x_fsmc.c::BCR_FACCEN_Set" ref="ga38da33a73789b2c932962d75dfc1341f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BCR_FACCEN_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade871050f882b7f48582084b0e95f67c"></a><!-- doxytag: member="stm32f10x_fsmc.c::PCR_PBKEN_Set" ref="gade871050f882b7f48582084b0e95f67c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCR_PBKEN_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6d0ddc3888a0554b032f0f484cfe332"></a><!-- doxytag: member="stm32f10x_fsmc.c::PCR_PBKEN_Reset" ref="gac6d0ddc3888a0554b032f0f484cfe332" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCR_PBKEN_Reset</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000FFFFB)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a0d7950936e3869b449d421e03a19ac"></a><!-- doxytag: member="stm32f10x_fsmc.c::PCR_ECCEN_Set" ref="ga8a0d7950936e3869b449d421e03a19ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCR_ECCEN_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca1a5c5cd46c8a32dab58c3eb3b865fa"></a><!-- doxytag: member="stm32f10x_fsmc.c::PCR_ECCEN_Reset" ref="gaca1a5c5cd46c8a32dab58c3eb3b865fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCR_ECCEN_Reset</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000FFFBF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3992efb285ab994c41463af5107c501"></a><!-- doxytag: member="stm32f10x_fsmc.c::PCR_MemoryType_NAND" ref="gaf3992efb285ab994c41463af5107c501" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCR_MemoryType_NAND</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000008)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.  <a href="group___f_s_m_c___private___functions.html#gaab3e6648e8a584e73785361ac960eded"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the FSMC NAND Banks registers to their default reset values.  <a href="group___f_s_m_c___private___functions.html#gafb749503293474a68555961bd8f120e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the FSMC PCCARD Bank registers to their default reset values.  <a href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a> (<a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct.  <a href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a> (<a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.  <a href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a> (<a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.  <a href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a> (<a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each FSMC_NORSRAMInitStruct member with its default value.  <a href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a> (<a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each FSMC_NANDInitStruct member with its default value.  <a href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a> (<a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each FSMC_PCCARDInitStruct member with its default value.  <a href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <a href="group___f_s_m_c___private___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified NAND Memory Bank.  <a href="group___f_s_m_c___private___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the PCCARD Memory Bank.  <a href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the FSMC NAND ECC feature.  <a href="group___f_s_m_c___private___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a> (uint32_t FSMC_Bank)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the error correction code register value.  <a href="group___f_s_m_c___private___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified FSMC interrupts.  <a href="group___f_s_m_c___private___functions.html#ga217027ae3cd213b9076b6a1be197064c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FlagStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified FSMC flag is set or not.  <a href="group___f_s_m_c___private___functions.html#gae00355115b078f483f0771057bb849c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the FSMC’s pending flags.  <a href="group___f_s_m_c___private___functions.html#ga697618f2de0ad9a8a82461ddbebd5264"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ITStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified FSMC interrupt has occurred or not.  <a href="group___f_s_m_c___private___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the FSMC’s interrupt pending bits.  <a href="group___f_s_m_c___private___functions.html#gad9387e7674b8a376256a3378649e004e"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file provides all the FSMC firmware functions. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V3.3.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>04/16/2010 </dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:57 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
