ARM GAS  /tmp/cc1aH52A.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_ll_fsmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FSMC_NORSRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	FSMC_NORSRAM_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	FSMC_NORSRAM_Init:
  26              	.LFB130:
  27              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @file    stm32f4xx_ll_fsmc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief   FSMC Low Layer HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *    
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *          This file provides firmware functions to manage the following 
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *          functionalities of the Flexible Static Memory Controller (FSMC) peripheral memories:
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *         
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                         ##### FSMC peripheral features #####
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================                  
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     [..] The Flexible static memory controller (FSMC) includes two memory controllers:
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          (+) The NOR/PSRAM memory controller
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          (+) The NAND/PC Card memory controller
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****        
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     [..] The FSMC functional block makes the interface with synchronous and asynchronous static
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          (+) to translate AHB transactions into the appropriate external device protocol.
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          (+) to meet the access time requirements of the external memory devices.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****    
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     [..] All external memories share the addresses, data and control signals with the controller.
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          Each external device is accessed by means of a unique Chip Select. The FSMC performs
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          only one access at a time to an external device.
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****          The main features of the FSMC controller are the following:
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****           (+) Interface with static-memory mapped devices including:
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****              (++) Static random access memory (SRAM).
ARM GAS  /tmp/cc1aH52A.s 			page 2


  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****              (++) Read-only memory (ROM).
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****              (++) NOR Flash memory/OneNAND Flash memory.
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****              (++) PSRAM (4 memory banks).
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****              (++) 16-bit PC Card compatible devices.
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****              (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                   data.
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****           (+) Independent Chip Select control for each memory bank.
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****           (+) Independent configuration for each memory bank.          
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****         
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   @endverbatim
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @attention
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * All rights reserved.</center></h2>
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * the "License"; You may not use this file except in compliance with the
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * License. You may obtain a copy of the License at:
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */ 
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #include "stm32f4xx_hal.h"
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL  FSMC Low Layer
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief FSMC driver modules
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Private define ------------------------------------------------------------*/
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /* Private functions ---------------------------------------------------------*/
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_Private_Functions
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_NORSRAM
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief    NORSRAM Controller functions 
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim 
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                    ##### How to use NORSRAM device driver #####
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****  
ARM GAS  /tmp/cc1aH52A.s 			page 3


  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   [..] 
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC NORSRAM banks in order
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     to run the NORSRAM external devices.
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****       
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank reset using the function FSMC_NORSRAM_DeInit() 
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank control configuration using the function FSMC_NORSRAM_Init()
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank timing configuration using the function FSMC_NORSRAM_Timing_Init()
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank extended timing configuration using the function 
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NORSRAM_Extended_Timing_Init()
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank enable/disable write operation using the functions
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NORSRAM_WriteOperation_Enable()/FSMC_NORSRAM_WriteOperation_Disable()
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****        
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_NORSRAM_Private_Functions_Group1
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief    Initialization and Configuration functions 
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim    
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   [..]  
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     This section provides functions allowing to:
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC NORSRAM interface
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) De-initialize the FSMC NORSRAM interface 
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs    
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****  
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM device according to the specified
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *         control parameters in the FSMC_NORSRAM_InitTypeDef
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure   
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** { 
  28              		.loc 1 130 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34 0000 70B4     		push	{r4, r5, r6}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 6, -4
  40              	.LVL1:
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t tmpr = 0U;
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     
ARM GAS  /tmp/cc1aH52A.s 			page 4


 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Init->NSBank));
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_MUX(Init->DataAddressMux));
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_MEMORY(Init->MemoryType));
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(Init->BurstAccessMode));
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(Init->WrapMode));
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(Init->WriteOperation));
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(Init->WaitSignal));
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PAGESIZE(Init->PageSize));
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) ||
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Get the BTCR register value */
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr = Device->BTCR[Init->NSBank];
  41              		.loc 1 157 0
  42 0002 0C68     		ldr	r4, [r1]
  43 0004 50F82430 		ldr	r3, [r0, r4, lsl #2]
  44              	.LVL2:
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set NORSRAM device control parameters */
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryType           |\
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryDataWidth      |\
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->BurstAccessMode      |\
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignalPolarity   |\
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WrapMode             |\
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignalActive     |\
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteOperation       |\
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignal           |\
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->ExtendedMode         |\
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->AsynchronousWait     |\
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->PageSize             |\
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteBurst
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      );
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****            WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
ARM GAS  /tmp/cc1aH52A.s 			page 5


  45              		.loc 1 185 0
  46 0008 1C4E     		ldr	r6, .L8
  47 000a 1E40     		ands	r6, r6, r3
  48              	.LVL3:
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN   | \
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BCR1_WFDIS));
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set NORSRAM device control parameters */
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
  49              		.loc 1 192 0
  50 000c 4A68     		ldr	r2, [r1, #4]
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryType           |\
  51              		.loc 1 193 0
  52 000e 8D68     		ldr	r5, [r1, #8]
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryType           |\
  53              		.loc 1 192 0
  54 0010 42EA0503 		orr	r3, r2, r5
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryDataWidth      |\
  55              		.loc 1 194 0
  56 0014 CA68     		ldr	r2, [r1, #12]
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryType           |\
  57              		.loc 1 193 0
  58 0016 1343     		orrs	r3, r3, r2
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->BurstAccessMode      |\
  59              		.loc 1 195 0
  60 0018 0A69     		ldr	r2, [r1, #16]
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryDataWidth      |\
  61              		.loc 1 194 0
  62 001a 1343     		orrs	r3, r3, r2
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignalPolarity   |\
  63              		.loc 1 196 0
  64 001c 4A69     		ldr	r2, [r1, #20]
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->BurstAccessMode      |\
  65              		.loc 1 195 0
  66 001e 1343     		orrs	r3, r3, r2
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignalActive     |\
  67              		.loc 1 197 0
  68 0020 CA69     		ldr	r2, [r1, #28]
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignalPolarity   |\
  69              		.loc 1 196 0
  70 0022 1343     		orrs	r3, r3, r2
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteOperation       |\
  71              		.loc 1 198 0
  72 0024 0A6A     		ldr	r2, [r1, #32]
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignalActive     |\
  73              		.loc 1 197 0
  74 0026 1343     		orrs	r3, r3, r2
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignal           |\
  75              		.loc 1 199 0
  76 0028 4A6A     		ldr	r2, [r1, #36]
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteOperation       |\
  77              		.loc 1 198 0
  78 002a 1343     		orrs	r3, r3, r2
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->ExtendedMode         |\
  79              		.loc 1 200 0
ARM GAS  /tmp/cc1aH52A.s 			page 6


  80 002c 8A6A     		ldr	r2, [r1, #40]
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WaitSignal           |\
  81              		.loc 1 199 0
  82 002e 1343     		orrs	r3, r3, r2
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->AsynchronousWait     |\
  83              		.loc 1 201 0
  84 0030 CA6A     		ldr	r2, [r1, #44]
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->ExtendedMode         |\
  85              		.loc 1 200 0
  86 0032 1343     		orrs	r3, r3, r2
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteBurst           |\
  87              		.loc 1 202 0
  88 0034 0A6B     		ldr	r2, [r1, #48]
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->AsynchronousWait     |\
  89              		.loc 1 201 0
  90 0036 1343     		orrs	r3, r3, r2
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->ContinuousClock      |\
  91              		.loc 1 203 0
  92 0038 4A6B     		ldr	r2, [r1, #52]
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteBurst           |\
  93              		.loc 1 202 0
  94 003a 1343     		orrs	r3, r3, r2
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->PageSize             |\
  95              		.loc 1 204 0
  96 003c CA6B     		ldr	r2, [r1, #60]
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->ContinuousClock      |\
  97              		.loc 1 203 0
  98 003e 1343     		orrs	r3, r3, r2
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->WriteFifo);
  99              		.loc 1 205 0
 100 0040 8A6B     		ldr	r2, [r1, #56]
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->PageSize             |\
 101              		.loc 1 204 0
 102 0042 1343     		orrs	r3, r3, r2
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                      Init->MemoryType           |\
 103              		.loc 1 192 0
 104 0044 3343     		orrs	r3, r3, r6
 105              	.LVL4:
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****             
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 106              		.loc 1 208 0
 107 0046 082D     		cmp	r5, #8
 108 0048 0ED0     		beq	.L6
 109              	.L2:
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Init->NSBank] = tmpr;
 110              		.loc 1 213 0
 111 004a 40F82430 		str	r3, [r0, r4, lsl #2]
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) ||
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_B
 112              		.loc 1 217 0
ARM GAS  /tmp/cc1aH52A.s 			page 7


 113 004e 4B6B     		ldr	r3, [r1, #52]
 114              	.LVL5:
 115 0050 B3F5801F 		cmp	r3, #1048576
 116 0054 0BD0     		beq	.L7
 117              	.LVL6:
 118              	.L3:
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   if(Init->NSBank != FSMC_NORSRAM_BANK1)
 119              		.loc 1 222 0
 120 0056 0B68     		ldr	r3, [r1]
 121 0058 1BB1     		cbz	r3, .L4
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 122              		.loc 1 224 0
 123 005a 0368     		ldr	r3, [r0]
 124 005c 8A6B     		ldr	r2, [r1, #56]
 125 005e 1343     		orrs	r3, r3, r2
 126 0060 0360     		str	r3, [r0]
 127              	.L4:
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** }
 128              		.loc 1 229 0
 129 0062 0020     		movs	r0, #0
 130              	.LVL7:
 131 0064 70BC     		pop	{r4, r5, r6}
 132              	.LCFI1:
 133              		.cfi_remember_state
 134              		.cfi_restore 6
 135              		.cfi_restore 5
 136              		.cfi_restore 4
 137              		.cfi_def_cfa_offset 0
 138 0066 7047     		bx	lr
 139              	.LVL8:
 140              	.L6:
 141              	.LCFI2:
 142              		.cfi_restore_state
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 143              		.loc 1 210 0
 144 0068 43F04003 		orr	r3, r3, #64
 145              	.LVL9:
 146 006c EDE7     		b	.L2
 147              	.LVL10:
 148              	.L7:
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 149              		.loc 1 217 0 discriminator 1
 150 006e 0A68     		ldr	r2, [r1]
 151 0070 002A     		cmp	r2, #0
 152 0072 F0D0     		beq	.L3
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 153              		.loc 1 219 0
 154 0074 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cc1aH52A.s 			page 8


 155 0076 1343     		orrs	r3, r3, r2
 156 0078 0360     		str	r3, [r0]
 157              	.LVL11:
 158 007a ECE7     		b	.L3
 159              	.L9:
 160              		.align	2
 161              	.L8:
 162 007c 8004C0FF 		.word	-4193152
 163              		.cfi_endproc
 164              	.LFE130:
 166              		.section	.text.FSMC_NORSRAM_DeInit,"ax",%progbits
 167              		.align	1
 168              		.global	FSMC_NORSRAM_DeInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	FSMC_NORSRAM_DeInit:
 175              	.LFB131:
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  DeInitialize the FSMC_NORSRAM peripheral 
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance  
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number  
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** {
 176              		.loc 1 239 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 181              	.LVL12:
 182 0000 10B4     		push	{r4}
 183              	.LCFI3:
 184              		.cfi_def_cfa_offset 4
 185              		.cfi_offset 4, -4
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable the FSMC_NORSRAM device */
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   __FSMC_NORSRAM_DISABLE(Device, Bank);
 186              		.loc 1 246 0
 187 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 188 0006 23F00103 		bic	r3, r3, #1
 189 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* De-initialize the FSMC_NORSRAM device */
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* FSMC_NORSRAM_BANK1 */
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   if(Bank == FSMC_NORSRAM_BANK1)
 190              		.loc 1 250 0
 191 000e 72B1     		cbz	r2, .L14
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
ARM GAS  /tmp/cc1aH52A.s 			page 9


 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[Bank] = 0x000030DBU;    
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   else
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {   
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[Bank] = 0x000030D2U; 
 192              		.loc 1 257 0
 193 0010 43F2D203 		movw	r3, #12498
 194 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 195              	.L12:
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 196              		.loc 1 260 0
 197 0018 541C     		adds	r4, r2, #1
 198 001a 6FF07043 		mvn	r3, #-268435456
 199 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ExDevice->BWTR[Bank]    = 0x0FFFFFFFU;
 200              		.loc 1 261 0
 201 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****    
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** }
 202              		.loc 1 264 0
 203 0026 0020     		movs	r0, #0
 204              	.LVL13:
 205 0028 5DF8044B 		ldr	r4, [sp], #4
 206              	.LCFI4:
 207              		.cfi_remember_state
 208              		.cfi_restore 4
 209              		.cfi_def_cfa_offset 0
 210 002c 7047     		bx	lr
 211              	.LVL14:
 212              	.L14:
 213              	.LCFI5:
 214              		.cfi_restore_state
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 215              		.loc 1 252 0
 216 002e 43F2DB03 		movw	r3, #12507
 217 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 218 0036 EFE7     		b	.L12
 219              		.cfi_endproc
 220              	.LFE131:
 222              		.section	.text.FSMC_NORSRAM_Timing_Init,"ax",%progbits
 223              		.align	1
 224              		.global	FSMC_NORSRAM_Timing_Init
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv4-sp-d16
 230              	FSMC_NORSRAM_Timing_Init:
 231              	.LFB132:
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM Timing according to the specified
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NORSRAM_TimingTypeDef
ARM GAS  /tmp/cc1aH52A.s 			page 10


 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number  
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** {
 232              		.loc 1 276 0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 237              	.LVL15:
 238 0000 30B4     		push	{r4, r5}
 239              	.LCFI6:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 4, -8
 242              		.cfi_offset 5, -4
 243              	.LVL16:
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t tmpr = 0U;
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Get the BTCR register value */
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr = Device->BTCR[Bank + 1U];
 244              		.loc 1 291 0
 245 0002 0132     		adds	r2, r2, #1
 246              	.LVL17:
 247 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 248              	.LVL18:
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 249              		.loc 1 294 0
 250 0008 04F04044 		and	r4, r4, #-1073741824
 251              	.LVL19:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                        FSMC_BTR1_ACCMOD));
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set FSMC_NORSRAM device timing parameters */  
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 252              		.loc 1 299 0
 253 000c 0B68     		ldr	r3, [r1]
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->AddressHoldTime) << 4U)          |\
 254              		.loc 1 300 0
 255 000e 4D68     		ldr	r5, [r1, #4]
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->AddressHoldTime) << 4U)          |\
 256              		.loc 1 299 0
ARM GAS  /tmp/cc1aH52A.s 			page 11


 257 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->DataSetupTime) << 8U)            |\
 258              		.loc 1 301 0
 259 0014 8D68     		ldr	r5, [r1, #8]
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->AddressHoldTime) << 4U)          |\
 260              		.loc 1 300 0
 261 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->BusTurnAroundDuration) << 16U)   |\
 262              		.loc 1 302 0
 263 001a CD68     		ldr	r5, [r1, #12]
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->DataSetupTime) << 8U)            |\
 264              		.loc 1 301 0
 265 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     (((Timing->CLKDivision)-1U) << 20U)        |\
 266              		.loc 1 303 0
 267 0020 0D69     		ldr	r5, [r1, #16]
 268 0022 013D     		subs	r5, r5, #1
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->BusTurnAroundDuration) << 16U)   |\
 269              		.loc 1 302 0
 270 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     (((Timing->DataLatency)-2U) << 24U)        |\
 271              		.loc 1 304 0
 272 0028 4D69     		ldr	r5, [r1, #20]
 273 002a 023D     		subs	r5, r5, #2
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     (((Timing->CLKDivision)-1U) << 20U)        |\
 274              		.loc 1 303 0
 275 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     (Timing->AccessMode));
 276              		.loc 1 305 0
 277 0030 8D69     		ldr	r5, [r1, #24]
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                     ((Timing->AddressHoldTime) << 4U)          |\
 278              		.loc 1 299 0
 279 0032 2B43     		orrs	r3, r3, r5
 280 0034 2343     		orrs	r3, r3, r4
 281              	.LVL20:
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Bank + 1] = tmpr; 
 282              		.loc 1 307 0
 283 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) ||
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 284              		.loc 1 311 0
 285 003a 0368     		ldr	r3, [r0]
 286              	.LVL21:
 287 003c 13F4801F 		tst	r3, #1048576
 288 0040 07D0     		beq	.L16
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 289              		.loc 1 313 0
 290 0042 4368     		ldr	r3, [r0, #4]
 291 0044 23F47003 		bic	r3, r3, #15728640
 292              	.LVL22:
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 293              		.loc 1 314 0
 294 0048 0A69     		ldr	r2, [r1, #16]
ARM GAS  /tmp/cc1aH52A.s 			page 12


 295              	.LVL23:
 296 004a 013A     		subs	r2, r2, #1
 297 004c 43EA0253 		orr	r3, r3, r2, lsl #20
 298              	.LVL24:
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 299              		.loc 1 315 0
 300 0050 4360     		str	r3, [r0, #4]
 301              	.LVL25:
 302              	.L16:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** }
 303              		.loc 1 320 0
 304 0052 0020     		movs	r0, #0
 305              	.LVL26:
 306 0054 30BC     		pop	{r4, r5}
 307              	.LCFI7:
 308              		.cfi_restore 5
 309              		.cfi_restore 4
 310              		.cfi_def_cfa_offset 0
 311 0056 7047     		bx	lr
 312              		.cfi_endproc
 313              	.LFE132:
 315              		.section	.text.FSMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 316              		.align	1
 317              		.global	FSMC_NORSRAM_Extended_Timing_Init
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 321              		.fpu fpv4-sp-d16
 323              	FSMC_NORSRAM_Extended_Timing_Init:
 324              	.LFB133:
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM Extended mode Timing according to the specified
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NORSRAM_TimingTypeDef
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number  
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NO
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** {
 325              		.loc 1 331 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 330              	.LVL27:
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t tmpr = 0U;
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
ARM GAS  /tmp/cc1aH52A.s 			page 13


 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 331              		.loc 1 338 0
 332 0000 B3F5804F 		cmp	r3, #16384
 333 0004 05D0     		beq	.L25
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     /* Check the parameters */
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(Device));
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     /* Get the BWTR register value */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr = Device->BWTR[Bank];
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                          FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->DataSetupTime) << 8U)            |\
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->BusTurnAroundDuration) << 16U)   |\
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       (Timing->AccessMode));
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BWTR[Bank] = tmpr;
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   else                                        
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 334              		.loc 1 366 0
 335 0006 6FF07043 		mvn	r3, #-268435456
 336              	.LVL28:
 337 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }   
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;  
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** }
 338              		.loc 1 370 0
 339 000e 0020     		movs	r0, #0
 340              	.LVL29:
 341 0010 7047     		bx	lr
 342              	.LVL30:
 343              	.L25:
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t tmpr = 0U;
 344              		.loc 1 331 0
 345 0012 30B4     		push	{r4, r5}
 346              	.LCFI8:
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 4, -8
 349              		.cfi_offset 5, -4
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     
 350              		.loc 1 350 0
 351 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 352              	.LVL31:
ARM GAS  /tmp/cc1aH52A.s 			page 14


 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                          FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
 353              		.loc 1 353 0
 354 0018 094C     		ldr	r4, .L26
 355 001a 1C40     		ands	r4, r4, r3
 356              	.LVL32:
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 357              		.loc 1 356 0
 358 001c 0B68     		ldr	r3, [r1]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->DataSetupTime) << 8U)            |\
 359              		.loc 1 357 0
 360 001e 4D68     		ldr	r5, [r1, #4]
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 361              		.loc 1 356 0
 362 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->BusTurnAroundDuration) << 16U)   |\
 363              		.loc 1 358 0
 364 0024 8D68     		ldr	r5, [r1, #8]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->DataSetupTime) << 8U)            |\
 365              		.loc 1 357 0
 366 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       (Timing->AccessMode));
 367              		.loc 1 359 0
 368 002a CD68     		ldr	r5, [r1, #12]
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->BusTurnAroundDuration) << 16U)   |\
 369              		.loc 1 358 0
 370 002c 43EA0543 		orr	r3, r3, r5, lsl #16
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     
 371              		.loc 1 360 0
 372 0030 8969     		ldr	r1, [r1, #24]
 373              	.LVL33:
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       (Timing->AccessMode));
 374              		.loc 1 359 0
 375 0032 0B43     		orrs	r3, r3, r1
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 376              		.loc 1 356 0
 377 0034 2343     		orrs	r3, r3, r4
 378              	.LVL34:
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   }
 379              		.loc 1 362 0
 380 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 381              		.loc 1 370 0
 382 003a 0020     		movs	r0, #0
 383              	.LVL35:
 384 003c 30BC     		pop	{r4, r5}
 385              	.LCFI9:
 386              		.cfi_restore 5
 387              		.cfi_restore 4
 388              		.cfi_def_cfa_offset 0
 389 003e 7047     		bx	lr
 390              	.L27:
 391              		.align	2
 392              	.L26:
 393 0040 0000F0CF 		.word	-806354944
 394              		.cfi_endproc
 395              	.LFE133:
 397              		.section	.text.FSMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 398              		.align	1
ARM GAS  /tmp/cc1aH52A.s 			page 15


 399              		.global	FSMC_NORSRAM_WriteOperation_Enable
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu fpv4-sp-d16
 405              	FSMC_NORSRAM_WriteOperation_Enable:
 406              	.LFB134:
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_NORSRAM_Private_Functions_Group2
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *  @brief   management functions 
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   *
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** @verbatim   
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****                       ##### FSMC_NORSRAM Control functions #####
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     This subsection provides a set of functions allowing to control dynamically
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     the FSMC NORSRAM interface.
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****     
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Enables dynamically FSMC_NORSRAM write operation.
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number   
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** {
 407              		.loc 1 397 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412              	.LVL36:
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Enable write operation */
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Bank] |= FSMC_WRITE_OPERATION_ENABLE; 
 413              		.loc 1 403 0
 414 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 415 0004 43F48053 		orr	r3, r3, #4096
 416 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;  
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** }
 417              		.loc 1 406 0
 418 000c 0020     		movs	r0, #0
 419              	.LVL37:
 420 000e 7047     		bx	lr
ARM GAS  /tmp/cc1aH52A.s 			page 16


 421              		.cfi_endproc
 422              	.LFE134:
 424              		.section	.text.FSMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 425              		.align	1
 426              		.global	FSMC_NORSRAM_WriteOperation_Disable
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 430              		.fpu fpv4-sp-d16
 432              	FSMC_NORSRAM_WriteOperation_Disable:
 433              	.LFB135:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** /**
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NORSRAM write operation.
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number   
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   */
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** {
 434              		.loc 1 415 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		@ link register save eliminated.
 439              	.LVL38:
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable write operation */
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Bank] &= ~FSMC_WRITE_OPERATION_ENABLE; 
 440              		.loc 1 421 0
 441 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 442 0004 23F48053 		bic	r3, r3, #4096
 443 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** 
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;  
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c **** }
 444              		.loc 1 424 0
 445 000c 0020     		movs	r0, #0
 446              	.LVL39:
 447 000e 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE135:
 451              		.text
 452              	.Letext0:
 453              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 454              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 455              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 456              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 457              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f412rx.h"
 458              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 459              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 460              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc1aH52A.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ll_fsmc.c
     /tmp/cc1aH52A.s:18     .text.FSMC_NORSRAM_Init:0000000000000000 $t
     /tmp/cc1aH52A.s:25     .text.FSMC_NORSRAM_Init:0000000000000000 FSMC_NORSRAM_Init
     /tmp/cc1aH52A.s:162    .text.FSMC_NORSRAM_Init:000000000000007c $d
     /tmp/cc1aH52A.s:167    .text.FSMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/cc1aH52A.s:174    .text.FSMC_NORSRAM_DeInit:0000000000000000 FSMC_NORSRAM_DeInit
     /tmp/cc1aH52A.s:223    .text.FSMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/cc1aH52A.s:230    .text.FSMC_NORSRAM_Timing_Init:0000000000000000 FSMC_NORSRAM_Timing_Init
     /tmp/cc1aH52A.s:316    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/cc1aH52A.s:323    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000000 FSMC_NORSRAM_Extended_Timing_Init
     /tmp/cc1aH52A.s:393    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/cc1aH52A.s:398    .text.FSMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/cc1aH52A.s:405    .text.FSMC_NORSRAM_WriteOperation_Enable:0000000000000000 FSMC_NORSRAM_WriteOperation_Enable
     /tmp/cc1aH52A.s:425    .text.FSMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/cc1aH52A.s:432    .text.FSMC_NORSRAM_WriteOperation_Disable:0000000000000000 FSMC_NORSRAM_WriteOperation_Disable

NO UNDEFINED SYMBOLS
