HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\00digitalesysteme\01-projekt\Beispiel\Beispiel5.vhd'.||blink.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/47||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||blink.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/52||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.blink.verhalten.||blink.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/53||Beispiel5.vhd(4);liberoaction://cross_probe/hdl/file/'C:\00digitalesysteme\01-projekt\Beispiel\Beispiel5.vhd'/linenumber/4
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist blink ||blink.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/180||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock blink|clk which controls 27 sequential elements including reg[25:0]. This clock has no specified timing constraint which may adversely impact design performance. ||blink.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/206||beispiel5.vhd(24);liberoaction://cross_probe/hdl/file/'C:\00digitalesysteme\01-projekt\Beispiel\Beispiel5.vhd'/linenumber/24
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||blink.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/208||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_1 ||blink.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/304||null;null
Implementation;Synthesis||FP130||@N: Promoting Net rst_c on CLKINT  I_2 ||blink.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/305||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||blink.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/333||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock blink|clk with period 10.00ns. Please declare a user-defined clock on port clk.||blink.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink.srr'/linenumber/347||null;null
Implementation;Place and Route;RootName:blink
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||blink_layout_log.log;liberoaction://open_report/file/blink_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:blink
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||blink_generateBitstream.log;liberoaction://open_report/file/blink_generateBitstream.log||(null);(null)
