Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Thu May  4 15:06:10 2017
| Host             : SchoolComputer running 64-bit Ubuntu 16.10
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 4.084  |
| Dynamic (W)              | 3.358  |
| Device Static (W)        | 0.726  |
| Effective TJA (C/W)      | 1.0    |
| Max Ambient (C)          | 96.0   |
| Junction Temperature (C) | 29.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        3 |       --- |             --- |
| CLB Logic                |     0.061 |    24145 |       --- |             --- |
|   LUT as Distributed RAM |     0.029 |      936 |    144000 |            0.65 |
|   LUT as Logic           |     0.024 |     8903 |    274080 |            3.25 |
|   LUT as Shift Register  |     0.005 |     1098 |    144000 |            0.76 |
|   Register               |     0.002 |     9530 |    548160 |            1.74 |
|   CARRY8                 |    <0.001 |       66 |     34260 |            0.19 |
|   Others                 |    <0.001 |      957 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      114 |    274080 |            0.04 |
| Signals                  |     0.039 |    17883 |       --- |             --- |
| Block RAM                |     0.032 |       32 |       912 |            3.51 |
| DSPs                     |    <0.001 |        6 |      2520 |            0.24 |
| PS8                      |     3.192 |        1 |       --- |             --- |
| Static Power             |     0.726 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.627 |          |           |                 |
| Total                    |     4.084 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.396 |       0.192 |      0.204 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.006 |       0.003 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.482 |       1.447 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.336 |       0.329 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.008 |       0.008 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                            |     3.358 |
|   design_1_i                                                                                |     3.358 |
|     axi_bram_ctrl_0                                                                         |     0.003 |
|       U0                                                                                    |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                          |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                               |     0.003 |
|             GEN_ARB.I_SNG_PORT                                                              |    <0.001 |
|             I_RD_CHNL                                                                       |     0.001 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|             I_WR_CHNL                                                                       |    <0.001 |
|               BID_FIFO                                                                      |    <0.001 |
|               I_WRAP_BRST                                                                   |     0.000 |
|     axi_gpio_0                                                                              |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|     axi_smc                                                                                 |     0.108 |
|       inst                                                                                  |     0.108 |
|         clk_map                                                                             |    <0.001 |
|           psr_aclk                                                                          |    <0.001 |
|             U0                                                                              |    <0.001 |
|               EXT_LPF                                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|               SEQ                                                                           |    <0.001 |
|                 SEQ_COUNTER                                                                 |    <0.001 |
|         m00_exit_pipeline                                                                   |     0.003 |
|           m00_exit                                                                          |     0.003 |
|             inst                                                                            |     0.003 |
|               ar_reg                                                                        |    <0.001 |
|               aw_reg                                                                        |    <0.001 |
|               b_reg                                                                         |    <0.001 |
|               exit_inst                                                                     |    <0.001 |
|                 b_cmd_split                                                                 |    <0.001 |
|                 r_cmd_fifo                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                 r_cmd_split                                                                 |    <0.001 |
|                 w_cmd_fifo                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|               r_reg                                                                         |    <0.001 |
|               w_reg                                                                         |    <0.001 |
|         m00_nodes                                                                           |     0.014 |
|           m00_ar_node                                                                       |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_aw_node                                                                       |     0.002 |
|             inst                                                                            |     0.002 |
|               inst_mi_handler                                                               |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_b_node                                                                        |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_r_node                                                                        |     0.004 |
|             inst                                                                            |     0.004 |
|               inst_mi_handler                                                               |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_w_node                                                                        |     0.005 |
|             inst                                                                            |     0.005 |
|               inst_mi_handler                                                               |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         m01_exit_pipeline                                                                   |     0.003 |
|           m01_exit                                                                          |     0.003 |
|             inst                                                                            |     0.003 |
|               ar_reg                                                                        |    <0.001 |
|               aw_reg                                                                        |    <0.001 |
|               b_reg                                                                         |    <0.001 |
|               exit_inst                                                                     |    <0.001 |
|                 b_cmd_split                                                                 |    <0.001 |
|                 r_cmd_fifo                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                 r_cmd_split                                                                 |    <0.001 |
|                 w_cmd_fifo                                                                  |    <0.001 |
|               r_reg                                                                         |    <0.001 |
|               splitter_inst                                                                 |     0.002 |
|                 gen_axi4lite.axilite_b2s                                                    |     0.002 |
|                   RD.ar_channel_0                                                           |    <0.001 |
|                     ar_cmd_fsm_0                                                            |    <0.001 |
|                     cmd_translator_0                                                        |    <0.001 |
|                       incr_cmd_0                                                            |    <0.001 |
|                   RD.r_channel_0                                                            |    <0.001 |
|                     rd_data_fifo_0                                                          |    <0.001 |
|                     transaction_fifo_0                                                      |    <0.001 |
|                   SI_REG                                                                    |    <0.001 |
|                     ar_pipe                                                                 |    <0.001 |
|                     aw_pipe                                                                 |    <0.001 |
|                     b_pipe                                                                  |    <0.001 |
|                     r_pipe                                                                  |    <0.001 |
|                   WR.aw_channel_0                                                           |    <0.001 |
|                     aw_cmd_fsm_0                                                            |    <0.001 |
|                     cmd_translator_0                                                        |    <0.001 |
|                       incr_cmd_0                                                            |    <0.001 |
|                   WR.b_channel_0                                                            |    <0.001 |
|                     bid_fifo_0                                                              |    <0.001 |
|                     bresp_fifo_0                                                            |    <0.001 |
|               w_reg                                                                         |    <0.001 |
|         m01_nodes                                                                           |     0.009 |
|           m01_ar_node                                                                       |     0.001 |
|             inst                                                                            |     0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_aw_node                                                                       |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_b_node                                                                        |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_r_node                                                                        |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.003 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_w_node                                                                        |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.003 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         m02_exit_pipeline                                                                   |     0.003 |
|           m02_exit                                                                          |     0.003 |
|             inst                                                                            |     0.003 |
|               ar_reg                                                                        |    <0.001 |
|               aw_reg                                                                        |    <0.001 |
|               b_reg                                                                         |    <0.001 |
|               exit_inst                                                                     |    <0.001 |
|                 b_cmd_split                                                                 |    <0.001 |
|                 r_cmd_fifo                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                 r_cmd_split                                                                 |    <0.001 |
|                 w_cmd_fifo                                                                  |    <0.001 |
|               r_reg                                                                         |    <0.001 |
|               splitter_inst                                                                 |     0.002 |
|                 gen_axi4lite.axilite_b2s                                                    |     0.002 |
|                   RD.ar_channel_0                                                           |    <0.001 |
|                     ar_cmd_fsm_0                                                            |    <0.001 |
|                     cmd_translator_0                                                        |    <0.001 |
|                       incr_cmd_0                                                            |    <0.001 |
|                   RD.r_channel_0                                                            |    <0.001 |
|                     rd_data_fifo_0                                                          |    <0.001 |
|                     transaction_fifo_0                                                      |    <0.001 |
|                   SI_REG                                                                    |    <0.001 |
|                     ar_pipe                                                                 |    <0.001 |
|                     aw_pipe                                                                 |    <0.001 |
|                     b_pipe                                                                  |    <0.001 |
|                     r_pipe                                                                  |    <0.001 |
|                   WR.aw_channel_0                                                           |    <0.001 |
|                     aw_cmd_fsm_0                                                            |    <0.001 |
|                     cmd_translator_0                                                        |    <0.001 |
|                       incr_cmd_0                                                            |    <0.001 |
|                   WR.b_channel_0                                                            |    <0.001 |
|                     bid_fifo_0                                                              |    <0.001 |
|                     bresp_fifo_0                                                            |    <0.001 |
|               w_reg                                                                         |    <0.001 |
|         m02_nodes                                                                           |     0.008 |
|           m02_ar_node                                                                       |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m02_aw_node                                                                       |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m02_b_node                                                                        |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m02_r_node                                                                        |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.003 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m02_w_node                                                                        |     0.002 |
|             inst                                                                            |     0.002 |
|               inst_mi_handler                                                               |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         s00_entry_pipeline                                                                  |     0.046 |
|           s00_mmu                                                                           |     0.010 |
|             inst                                                                            |     0.010 |
|               ar_reg_stall                                                                  |    <0.001 |
|               ar_sreg                                                                       |    <0.001 |
|               aw_reg_stall                                                                  |    <0.001 |
|               aw_sreg                                                                       |    <0.001 |
|               b_sreg                                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                                   |    <0.001 |
|                 gen_srls[0].srl_nx1                                                         |    <0.001 |
|                 gen_srls[1].srl_nx1                                                         |    <0.001 |
|                 gen_srls[2].srl_nx1                                                         |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                  |    <0.001 |
|               r_sreg                                                                        |     0.003 |
|               w_sreg                                                                        |     0.002 |
|           s00_si_converter                                                                  |     0.032 |
|             inst                                                                            |     0.032 |
|               converter.wrap_narrow_inst                                                    |     0.028 |
|                 ar_reg_slice                                                                |     0.001 |
|                 aw_reg_slice                                                                |     0.001 |
|                 gen_thread_arb.r_thread_arb                                                 |     0.002 |
|                 gen_thread_loop[0].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                             |     0.003 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[149].srl_nx1                                                     |     0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 gen_thread_loop[1].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[1].r_payld_fifo                                             |     0.004 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[149].srl_nx1                                                     |     0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 gen_thread_loop[2].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[2].r_payld_fifo                                             |     0.003 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[149].srl_nx1                                                     |     0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 gen_thread_loop[3].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[3].r_payld_fifo                                             |     0.004 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[149].srl_nx1                                                     |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 w_cmd_fifo                                                                  |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 w_payld_fifo                                                                |     0.003 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[144].srl_nx1                                                     |    <0.001 |
|                   gen_srls[145].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[149].srl_nx1                                                     |    <0.001 |
|                   gen_srls[150].srl_nx1                                                     |    <0.001 |
|                   gen_srls[151].srl_nx1                                                     |    <0.001 |
|                   gen_srls[152].srl_nx1                                                     |    <0.001 |
|                   gen_srls[153].srl_nx1                                                     |    <0.001 |
|                   gen_srls[154].srl_nx1                                                     |    <0.001 |
|                   gen_srls[155].srl_nx1                                                     |    <0.001 |
|                   gen_srls[156].srl_nx1                                                     |    <0.001 |
|                   gen_srls[157].srl_nx1                                                     |    <0.001 |
|                   gen_srls[158].srl_nx1                                                     |    <0.001 |
|                   gen_srls[159].srl_nx1                                                     |    <0.001 |
|                   gen_srls[160].srl_nx1                                                     |    <0.001 |
|                   gen_srls[161].srl_nx1                                                     |    <0.001 |
|                   gen_srls[162].srl_nx1                                                     |    <0.001 |
|                   gen_srls[163].srl_nx1                                                     |    <0.001 |
|                   gen_srls[164].srl_nx1                                                     |    <0.001 |
|                   gen_srls[165].srl_nx1                                                     |    <0.001 |
|                   gen_srls[166].srl_nx1                                                     |    <0.001 |
|                   gen_srls[167].srl_nx1                                                     |    <0.001 |
|                   gen_srls[168].srl_nx1                                                     |    <0.001 |
|                   gen_srls[169].srl_nx1                                                     |    <0.001 |
|                   gen_srls[170].srl_nx1                                                     |    <0.001 |
|                   gen_srls[171].srl_nx1                                                     |    <0.001 |
|                   gen_srls[172].srl_nx1                                                     |    <0.001 |
|                   gen_srls[173].srl_nx1                                                     |    <0.001 |
|                   gen_srls[174].srl_nx1                                                     |    <0.001 |
|                   gen_srls[175].srl_nx1                                                     |    <0.001 |
|                   gen_srls[176].srl_nx1                                                     |    <0.001 |
|                   gen_srls[177].srl_nx1                                                     |    <0.001 |
|                   gen_srls[178].srl_nx1                                                     |    <0.001 |
|                   gen_srls[179].srl_nx1                                                     |    <0.001 |
|                   gen_srls[180].srl_nx1                                                     |    <0.001 |
|                   gen_srls[181].srl_nx1                                                     |    <0.001 |
|                   gen_srls[182].srl_nx1                                                     |    <0.001 |
|                   gen_srls[183].srl_nx1                                                     |    <0.001 |
|                   gen_srls[184].srl_nx1                                                     |    <0.001 |
|                   gen_srls[185].srl_nx1                                                     |    <0.001 |
|                   gen_srls[186].srl_nx1                                                     |    <0.001 |
|                   gen_srls[187].srl_nx1                                                     |    <0.001 |
|                   gen_srls[188].srl_nx1                                                     |    <0.001 |
|                   gen_srls[189].srl_nx1                                                     |    <0.001 |
|                   gen_srls[190].srl_nx1                                                     |    <0.001 |
|                   gen_srls[191].srl_nx1                                                     |    <0.001 |
|                   gen_srls[192].srl_nx1                                                     |    <0.001 |
|                   gen_srls[193].srl_nx1                                                     |    <0.001 |
|                   gen_srls[194].srl_nx1                                                     |    <0.001 |
|                   gen_srls[195].srl_nx1                                                     |    <0.001 |
|                   gen_srls[196].srl_nx1                                                     |    <0.001 |
|                   gen_srls[197].srl_nx1                                                     |    <0.001 |
|                   gen_srls[198].srl_nx1                                                     |    <0.001 |
|                   gen_srls[199].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[200].srl_nx1                                                     |    <0.001 |
|                   gen_srls[201].srl_nx1                                                     |    <0.001 |
|                   gen_srls[202].srl_nx1                                                     |    <0.001 |
|                   gen_srls[203].srl_nx1                                                     |    <0.001 |
|                   gen_srls[204].srl_nx1                                                     |    <0.001 |
|                   gen_srls[205].srl_nx1                                                     |    <0.001 |
|                   gen_srls[206].srl_nx1                                                     |    <0.001 |
|                   gen_srls[207].srl_nx1                                                     |    <0.001 |
|                   gen_srls[208].srl_nx1                                                     |    <0.001 |
|                   gen_srls[209].srl_nx1                                                     |    <0.001 |
|                   gen_srls[210].srl_nx1                                                     |    <0.001 |
|                   gen_srls[211].srl_nx1                                                     |    <0.001 |
|                   gen_srls[212].srl_nx1                                                     |    <0.001 |
|                   gen_srls[213].srl_nx1                                                     |    <0.001 |
|                   gen_srls[214].srl_nx1                                                     |    <0.001 |
|                   gen_srls[215].srl_nx1                                                     |    <0.001 |
|                   gen_srls[216].srl_nx1                                                     |    <0.001 |
|                   gen_srls[217].srl_nx1                                                     |    <0.001 |
|                   gen_srls[218].srl_nx1                                                     |    <0.001 |
|                   gen_srls[219].srl_nx1                                                     |    <0.001 |
|                   gen_srls[220].srl_nx1                                                     |    <0.001 |
|                   gen_srls[221].srl_nx1                                                     |    <0.001 |
|                   gen_srls[222].srl_nx1                                                     |    <0.001 |
|                   gen_srls[223].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|               splitter_inst                                                                 |     0.004 |
|                 ar_cmd_reg                                                                  |    <0.001 |
|                 aw_cmd_reg                                                                  |    <0.001 |
|                 b_reg                                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[1].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[2].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[3].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                  |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                       |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|           s00_transaction_regulator                                                         |     0.004 |
|             inst                                                                            |     0.004 |
|               gen_endpoint.gen_r_multithread.r_multithread                                  |     0.002 |
|                 aid_encode                                                                  |    <0.001 |
|                 allocate_queue                                                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                 cmd_reg                                                                     |     0.001 |
|               gen_endpoint.gen_w_multithread.w_multithread                                  |     0.002 |
|                 aid_encode                                                                  |    <0.001 |
|                 allocate_queue                                                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                 cmd_reg                                                                     |    <0.001 |
|         s00_nodes                                                                           |     0.019 |
|           s00_ar_node                                                                       |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           s00_aw_node                                                                       |     0.002 |
|             inst                                                                            |     0.002 |
|               inst_mi_handler                                                               |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           s00_b_node                                                                        |     0.001 |
|             inst                                                                            |     0.001 |
|               inst_mi_handler                                                               |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_recv                                                        |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                      |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter     |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter     |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter     |    <0.001 |
|           s00_r_node                                                                        |     0.007 |
|             inst                                                                            |     0.007 |
|               inst_mi_handler                                                               |     0.006 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.006 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.006 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.005 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_recv                                                        |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                      |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter     |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter     |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter     |    <0.001 |
|           s00_w_node                                                                        |     0.006 |
|             inst                                                                            |     0.006 |
|               inst_mi_handler                                                               |     0.006 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.004 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         switchboards                                                                        |     0.003 |
|           ar_switchboard                                                                    |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                    |    <0.001 |
|           aw_switchboard                                                                    |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                    |    <0.001 |
|           b_switchboard                                                                     |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                      |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|           r_switchboard                                                                     |     0.001 |
|             inst                                                                            |     0.001 |
|               gen_mi[0].inst_mux_payld                                                      |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|           w_switchboard                                                                     |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                    |    <0.001 |
|     axi_uartlite_0                                                                          |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         UARTLITE_CORE_I                                                                     |    <0.001 |
|           BAUD_RATE_I                                                                       |    <0.001 |
|           UARTLITE_RX_I                                                                     |    <0.001 |
|             DELAY_16_I                                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                              |    <0.001 |
|             SRL_FIFO_I                                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|           UARTLITE_TX_I                                                                     |    <0.001 |
|             MID_START_BIT_SRL16_I                                                           |    <0.001 |
|             SRL_FIFO_I                                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|     axi_uartlite_1                                                                          |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         UARTLITE_CORE_I                                                                     |    <0.001 |
|           BAUD_RATE_I                                                                       |    <0.001 |
|           UARTLITE_RX_I                                                                     |    <0.001 |
|             DELAY_16_I                                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                              |    <0.001 |
|             SRL_FIFO_I                                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|           UARTLITE_TX_I                                                                     |    <0.001 |
|             MID_START_BIT_SRL16_I                                                           |    <0.001 |
|             SRL_FIFO_I                                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|     microblaze_0                                                                            |     0.018 |
|       U0                                                                                    |     0.018 |
|         MicroBlaze_Core_I                                                                   |     0.018 |
|           Performance.Core                                                                  |     0.018 |
|             Data_Flow_I                                                                     |     0.015 |
|               ALU_I                                                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                           |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                      |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                     |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                       |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                      |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                          |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                 |    <0.001 |
|                     Using_FPGA.Native                                                       |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                  |     0.000 |
|               Barrel_Shifter_I                                                              |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                           |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                     |    <0.001 |
|               Data_Flow_Logic_I                                                             |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                             |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                              |    <0.001 |
|               FPU_I                                                                         |     0.008 |
|                 Use_FPU.FPU_ADDSUB_I                                                        |     0.003 |
|                 Use_FPU.FPU_DIV_I                                                           |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                           |    <0.001 |
|                   Use_DSP48E1.dsp_module_lower                                              |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                              |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND           |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                 |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                    |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                    |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                    |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                          |    <0.001 |
|                 Use_FPU.Using_FPU_Extended.fpu_conv_I1                                      |     0.002 |
|                   Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                             |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                              |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                              |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                 |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                 |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                 |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                 |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                  |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                  |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                  |     0.000 |
|                 Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                      |    <0.001 |
|                   AddSub_Gen[0].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[10].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[11].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[12].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[13].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[14].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[15].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[16].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[17].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[18].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[19].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[1].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[20].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[21].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[22].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[23].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[24].MUXCY_XOR_I                                                |    <0.001 |
|                   AddSub_Gen[2].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[3].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[4].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[5].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[6].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[7].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[8].MUXCY_XOR_I                                                 |    <0.001 |
|                   AddSub_Gen[9].MUXCY_XOR_I                                                 |    <0.001 |
|                   exp_add_gen[0].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[1].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[2].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[3].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[4].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[5].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[6].MUXCY_XOR_I                                                |     0.000 |
|                   exp_add_gen[7].MUXCY_XOR_I                                                |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|                   The_Compare[1].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[2].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[1].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[2].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|                   The_Compare[3].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[4].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[5].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[6].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[7].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                     |    <0.001 |
|                   The_Compare[0].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|                   The_Compare[1].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[2].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[3].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[4].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[5].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                     |    <0.001 |
|                   The_Compare[0].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|                   The_Compare[1].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[2].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[3].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[4].carry_and_I1                                               |     0.000 |
|                     MUXCY_I                                                                 |     0.000 |
|                   The_Compare[5].carry_and_I1                                               |    <0.001 |
|                     MUXCY_I                                                                 |    <0.001 |
|               MUL_Unit_I                                                                    |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2 |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                  |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3 |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                  |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4 |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                  |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                          |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                  |    <0.001 |
|               Operand_Select_I                                                              |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                        |     0.000 |
|                 Gen_Bit[28].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                        |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                         |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                         |    <0.001 |
|               Register_File_I                                                               |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                          |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                          |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                          |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                          |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                          |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                          |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                           |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|               Shift_Logic_Module_I                                                          |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                           |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                             |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                          |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                    |    <0.001 |
|                 D_Handle[0].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[10].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[11].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[12].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[13].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[14].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[15].MUXCY_XOR_I                                                    |    <0.001 |
|                 D_Handle[16].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[17].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[18].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[19].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[1].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[20].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[21].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[22].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[23].MUXCY_XOR_I                                                    |    <0.001 |
|                 D_Handle[24].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[25].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[26].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[27].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[28].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[29].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[2].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[30].MUXCY_XOR_I                                                    |     0.000 |
|                 D_Handle[31].MUXCY_XOR_I                                                    |    <0.001 |
|                 D_Handle[3].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[4].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[5].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[6].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[7].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[8].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[9].MUXCY_XOR_I                                                     |     0.000 |
|                 New_Q_Handle[0].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[0].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[10].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[10].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[11].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[11].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[12].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[12].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[13].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[13].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[14].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[14].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[15].MUXCY_XOR_I                                                |    <0.001 |
|                 New_Q_Handle[15].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[16].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[16].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[17].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[17].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[18].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[18].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[19].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[19].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[1].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[1].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[20].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[20].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[21].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[21].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[22].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[22].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[23].MUXCY_XOR_I                                                |    <0.001 |
|                 New_Q_Handle[23].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[24].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[24].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[25].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[25].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[26].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[26].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[27].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[27].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[28].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[28].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[29].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[29].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[2].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[2].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[30].MUXCY_XOR_I                                                |     0.000 |
|                 New_Q_Handle[30].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[31].MUXCY_XOR_I                                                |    <0.001 |
|                 New_Q_Handle[31].New_Q_LUT4                                                 |    <0.001 |
|                 New_Q_Handle[3].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[3].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[4].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[4].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[5].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[5].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[6].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[6].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[7].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[7].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[8].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[8].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[9].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[9].New_Q_LUT4                                                  |    <0.001 |
|               WB_Mux_I                                                                      |    <0.001 |
|                 ALL_Bits[0].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[10].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[11].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[12].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[13].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[14].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[15].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[16].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[17].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[18].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[19].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[1].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[20].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[21].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[22].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[23].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[24].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[25].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[26].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[27].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[28].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[29].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[2].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[30].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[31].Wb_Mux_I1                                                      |    <0.001 |
|                 ALL_Bits[3].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[4].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[5].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[6].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[7].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[8].Wb_Mux_I1                                                       |    <0.001 |
|                 ALL_Bits[9].Wb_Mux_I1                                                       |    <0.001 |
|               Zero_Detect_I                                                                 |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                    |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                     |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                     |     0.000 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                     |    <0.001 |
|               msr_reg_i                                                                     |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                            |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                            |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                            |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                            |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                       |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                       |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                       |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                       |    <0.001 |
|             Decode_I                                                                        |     0.003 |
|               PC_Module_I                                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                    |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                           |    <0.001 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                           |     0.000 |
|               PreFetch_Buffer_I1                                                            |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                         |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                |     0.000 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                 |     0.000 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                 |     0.000 |
|                 Last_Sel_DFF                                                                |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                       |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                    |    <0.001 |
|                 OF_Valid_DFF                                                                |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                 |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                 |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                 |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                 |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                 |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                 |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                 |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                 |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                 |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                            |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                         |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                            |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                             |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                             |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                         |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                       |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                      |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                       |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                              |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                             |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                             |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                             |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                             |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                             |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                             |    <0.001 |
|               if_pc_incr_carry_and_0                                                        |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|               if_pc_incr_carry_and_3                                                        |     0.000 |
|                 MUXCY_I                                                                     |     0.000 |
|               jump_logic_I1                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                            |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                           |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                           |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                           |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                           |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                           |    <0.001 |
|               mem_PipeRun_carry_and                                                         |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                  |    <0.001 |
|                 MUXCY_I                                                                     |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                      |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                        |    <0.001 |
|             Use_IBUS.IAXI_Interface_I1                                                      |    <0.001 |
|             instr_mux_I                                                                     |    <0.001 |
|               Mux_AB.AB_inst                                                                |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                         |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                  |    <0.001 |
|               MUXCY_I                                                                       |    <0.001 |
|             read_data_mux_I                                                                 |    <0.001 |
|           Reset_DFF                                                                         |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                   |    <0.001 |
|     microblaze_0_axi_periph                                                                 |     0.000 |
|     microblaze_0_local_memory                                                               |     0.034 |
|       dlmb_bram_if_cntlr                                                                    |     0.002 |
|         U0                                                                                  |     0.002 |
|           lmb_mux_I                                                                         |     0.002 |
|       dlmb_v10                                                                              |     0.000 |
|         U0                                                                                  |     0.000 |
|       ilmb_v10                                                                              |     0.000 |
|         U0                                                                                  |     0.000 |
|       lmb_bram                                                                              |     0.032 |
|         U0                                                                                  |     0.032 |
|           inst_blk_mem_gen                                                                  |     0.032 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                           |     0.032 |
|               valid.cstr                                                                    |     0.032 |
|                 ramloop[0].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[10].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[11].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[12].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[13].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[14].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[15].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[16].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[17].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[18].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[19].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[1].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[20].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[21].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[22].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[23].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[24].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[25].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[26].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[27].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[28].ram.r                                                           |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[29].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[2].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[30].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[31].ram.r                                                           |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|                 ramloop[3].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[4].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[5].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[6].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[7].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[8].ram.r                                                            |     0.001 |
|                   prim_noinit.ram                                                           |     0.001 |
|                 ramloop[9].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                           |    <0.001 |
|     rst_ps8_0_99M                                                                           |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     zynq_ultra_ps_e_0                                                                       |     3.193 |
|       inst                                                                                  |     3.193 |
+---------------------------------------------------------------------------------------------+-----------+


