$date
	Fri Nov 22 14:31:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " i $end
$var reg 3 # s [2:0] $end
$scope module uut $end
$var wire 1 " i $end
$var wire 3 $ s [2:0] $end
$var wire 1 % w5 $end
$var wire 1 & w4 $end
$var wire 1 ' w3 $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 * w0 $end
$var wire 8 + out [7:0] $end
$scope module d0 $end
$var wire 1 " i $end
$var wire 1 , s $end
$var reg 1 * o0 $end
$var reg 1 ) o1 $end
$upscope $end
$scope module d1 $end
$var wire 1 * i $end
$var wire 1 - s $end
$var reg 1 ( o0 $end
$var reg 1 ' o1 $end
$upscope $end
$scope module d2 $end
$var wire 1 ) i $end
$var wire 1 . s $end
$var reg 1 & o0 $end
$var reg 1 % o1 $end
$upscope $end
$scope module d3 $end
$var wire 1 ( i $end
$var wire 1 / s $end
$var reg 1 0 o0 $end
$var reg 1 1 o1 $end
$upscope $end
$scope module d4 $end
$var wire 1 ' i $end
$var wire 1 2 s $end
$var reg 1 3 o0 $end
$var reg 1 4 o1 $end
$upscope $end
$scope module d5 $end
$var wire 1 & i $end
$var wire 1 5 s $end
$var reg 1 6 o0 $end
$var reg 1 7 o1 $end
$upscope $end
$scope module d6 $end
$var wire 1 % i $end
$var wire 1 8 s $end
$var reg 1 9 o0 $end
$var reg 1 : o1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0:
09
08
07
06
05
04
03
02
01
10
0/
0.
0-
0,
b1 +
1*
0)
1(
0'
0&
0%
b0 $
b0 #
1"
b1 !
$end
#10
11
b10 !
b10 +
00
1/
12
15
18
b1 #
b1 $
#20
13
1'
0(
01
b100 !
b100 +
00
1-
1.
0/
02
05
08
b10 #
b10 $
#30
14
b1000 !
b1000 +
03
1/
12
15
18
b11 #
b11 $
#40
16
1&
00
1)
0*
0'
0(
04
b10000 !
b10000 +
03
1,
0-
0.
0/
02
05
08
b100 #
b100 $
#50
17
b100000 !
b100000 +
06
1/
12
15
18
b101 #
b101 $
#60
19
1%
0&
07
b1000000 !
b1000000 +
06
1-
1.
0/
02
05
08
b110 #
b110 $
#70
1:
b10000000 !
b10000000 +
09
1/
12
15
18
b111 #
b111 $
#80
