Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Feb 18 12:16:11 2023
| Host         : DESKTOP-SNDUETL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sistema_Testing_timing_summary_routed.rpt -pb Sistema_Testing_timing_summary_routed.pb -rpx Sistema_Testing_timing_summary_routed.rpx -warn_on_violation
| Design       : Sistema_Testing
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.005        0.000                      0                   68        0.188        0.000                      0                   68        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.005        0.000                      0                   68        0.188        0.000                      0                   68        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 2.501ns (63.255%)  route 1.453ns (36.745%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  UO/cont/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    UO/cont/count_reg[28]_i_2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.400 r  UO/cont/count_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.578     8.979    UO/cont/data0[29]
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.299     9.278 r  UO/cont/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.278    UO/cont/count[29]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  UO/cont/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601    10.024    UO/cont/CLK
    SLICE_X4Y90          FDRE                                         r  UO/cont/count_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.035    10.282    UO/cont/count_reg[29]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.617ns (66.421%)  route 1.323ns (33.579%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  UO/cont/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    UO/cont/count_reg[28]_i_2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.512 r  UO/cont/count_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.448     8.961    UO/cont/data0[30]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.303     9.264 r  UO/cont/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.264    UO/cont/count[30]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  UO/cont/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    10.027    UO/cont/CLK
    SLICE_X3Y91          FDRE                                         r  UO/cont/count_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.032    10.298    UO/cont/count_reg[30]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 2.521ns (63.674%)  route 1.438ns (36.326%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  UO/cont/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    UO/cont/count_reg[28]_i_2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.417 r  UO/cont/count_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.563     8.981    UO/cont/data0[31]
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.302     9.283 r  UO/cont/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.283    UO/cont/count[31]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  UO/cont/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601    10.024    UO/cont/CLK
    SLICE_X6Y90          FDRE                                         r  UO/cont/count_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.084    10.331    UO/cont/count_reg[31]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 2.387ns (62.594%)  route 1.426ns (37.405%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.286 r  UO/cont/count_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.552     8.838    UO/cont/data0[25]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.299     9.137 r  UO/cont/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.137    UO/cont/count[25]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  UO/cont/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.602    10.025    UO/cont/CLK
    SLICE_X6Y91          FDRE                                         r  UO/cont/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.082    10.330    UO/cont/count_reg[25]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 2.503ns (65.662%)  route 1.309ns (34.338%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.398 r  UO/cont/count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.434     8.833    UO/cont/data0[26]
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.303     9.136 r  UO/cont/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.136    UO/cont/count[26]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  UO/cont/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601    10.024    UO/cont/CLK
    SLICE_X6Y90          FDRE                                         r  UO/cont/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.084    10.331    UO/cont/count_reg[26]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.293ns (61.086%)  route 1.461ns (38.914%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.189 r  UO/cont/count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.586     8.775    UO/cont/data0[23]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.302     9.077 r  UO/cont/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.077    UO/cont/count[23]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  UO/cont/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    10.026    UO/cont/CLK
    SLICE_X3Y90          FDRE                                         r  UO/cont/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.032    10.297    UO/cont/count_reg[23]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 2.485ns (67.849%)  route 1.178ns (32.151%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.377 r  UO/cont/count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.303     8.680    UO/cont/data0[28]
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.306     8.986 r  UO/cont/count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.986    UO/cont/count[28]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  UO/cont/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601    10.024    UO/cont/CLK
    SLICE_X4Y90          FDRE                                         r  UO/cont/count_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.034    10.281    UO/cont/count_reg[28]
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 2.407ns (66.264%)  route 1.225ns (33.736%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.303 r  UO/cont/count_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.351     8.654    UO/cont/data0[27]
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.302     8.956 r  UO/cont/count[27]_i_1/O
                         net (fo=1, routed)           0.000     8.956    UO/cont/count[27]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  UO/cont/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.602    10.025    UO/cont/CLK
    SLICE_X4Y91          FDRE                                         r  UO/cont/count_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.034    10.282    UO/cont/count_reg[27]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 2.159ns (59.704%)  route 1.457ns (40.296%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.058 r  UO/cont/count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.582     8.641    UO/cont/data0[17]
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.299     8.940 r  UO/cont/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.940    UO/cont/count[17]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  UO/cont/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.599    10.022    UO/cont/CLK
    SLICE_X4Y87          FDRE                                         r  UO/cont/count_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.281    
                         clock uncertainty           -0.035    10.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.034    10.279    UO/cont/count_reg[17]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 UC/reset_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 2.275ns (62.465%)  route 1.367ns (37.534%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721     5.324    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/reset_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  UC/reset_mem_reg/Q
                         net (fo=81, routed)          0.524     6.266    UO/cont/reset_temp
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.297     6.563 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.351     6.914    UO/cont/count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.494 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.608    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.170 r  UO/cont/count_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.492     8.663    UO/cont/data0[18]
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.303     8.966 r  UO/cont/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.966    UO/cont/count[18]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  UO/cont/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601    10.024    UO/cont/CLK
    SLICE_X6Y90          FDRE                                         r  UO/cont/count_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.082    10.329    UO/cont/count_reg[18]
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  1.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UC/FSM_sequential_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.406%)  route 0.119ns (38.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UC/FSM_sequential_stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.119     1.780    UC/stato_corrente[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.048     1.828 r  UC/load_i_1/O
                         net (fo=1, routed)           0.000     1.828    UC/load_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  UC/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/load_reg/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107     1.640    UC/load_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UC/FSM_sequential_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.333%)  route 0.120ns (38.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  UC/FSM_sequential_stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.120     1.781    UC/stato_corrente[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.049     1.830 r  UC/enable_i_1/O
                         net (fo=1, routed)           0.000     1.830    UC/enable_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  UC/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/enable_reg/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107     1.640    UC/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UO/rom_input/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.102%)  route 0.117ns (35.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    UO/rom_input/CLK
    SLICE_X2Y87          FDRE                                         r  UO/rom_input/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  UO/rom_input/y_reg[2]/Q
                         net (fo=3, routed)           0.117     1.801    UO/comb/Q[1]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  UO/comb/temp1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    UO/comp/temp1_reg[0]_0[2]
    SLICE_X2Y86          FDRE                                         r  UO/comp/temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    UO/comp/CLK
    SLICE_X2Y86          FDRE                                         r  UO/comp/temp1_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.655    UO/comp/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UO/comp/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.486%)  route 0.096ns (31.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    UO/comp/CLK
    SLICE_X2Y86          FDRE                                         r  UO/comp/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  UO/comp/temp1_reg[0]/Q
                         net (fo=1, routed)           0.096     1.780    UO/comp/p_1_in1_in
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  UO/comp/y0/O
                         net (fo=1, routed)           0.000     1.825    UO/comp/y0__0
    SLICE_X1Y86          FDRE                                         r  UO/comp/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    UO/comp/CLK
    SLICE_X1Y86          FDRE                                         r  UO/comp/y_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.625    UO/comp/y_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UC/FSM_sequential_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_sequential_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.026%)  route 0.119ns (38.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UC/FSM_sequential_stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.119     1.780    UC/stato_corrente[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.825 r  UC/FSM_sequential_stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    UC/stato_corrente__0[2]
    SLICE_X1Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[2]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.624    UC/FSM_sequential_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UC/FSM_sequential_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/enable_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.827%)  route 0.120ns (39.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  UC/FSM_sequential_stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.120     1.781    UC/stato_corrente[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  UC/enable_counter_i_1/O
                         net (fo=1, routed)           0.000     1.826    UC/enable_counter_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  UC/enable_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/enable_counter_reg/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092     1.625    UC/enable_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UC/FSM_sequential_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_sequential_stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UC/FSM_sequential_stato_corrente_reg[2]/Q
                         net (fo=10, routed)          0.121     1.782    UC/stato_corrente[2]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  UC/FSM_sequential_stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    UC/stato_corrente__0[0]
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[0]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.092     1.625    UC/FSM_sequential_stato_corrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UO/rom_expected_results/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/temp2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.602     1.521    UO/rom_expected_results/CLK
    SLICE_X2Y88          FDRE                                         r  UO/rom_expected_results/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  UO/rom_expected_results/y_reg[1]/Q
                         net (fo=2, routed)           0.127     1.813    UO/comp/D[1]
    SLICE_X3Y86          FDRE                                         r  UO/comp/temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    UO/comp/CLK
    SLICE_X3Y86          FDRE                                         r  UO/comp/temp2_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.066     1.600    UO/comp/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UO/rom_expected_results/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/rom_expected_results/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.602     1.521    UO/rom_expected_results/CLK
    SLICE_X2Y88          FDRE                                         r  UO/rom_expected_results/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  UO/rom_expected_results/y_reg[0]/Q
                         net (fo=2, routed)           0.149     1.835    UO/rom_expected_results/D[2]
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  UO/rom_expected_results/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    UO/rom_expected_results/y[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  UO/rom_expected_results/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    UO/rom_expected_results/CLK
    SLICE_X2Y88          FDRE                                         r  UO/rom_expected_results/y_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.642    UO/rom_expected_results/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UO/rom_expected_results/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.233%)  route 0.183ns (52.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.602     1.521    UO/rom_expected_results/CLK
    SLICE_X2Y88          FDRE                                         r  UO/rom_expected_results/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  UO/rom_expected_results/y_reg[0]/Q
                         net (fo=2, routed)           0.183     1.869    UO/comp/D[2]
    SLICE_X3Y86          FDRE                                         r  UO/comp/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    UO/comp/CLK
    SLICE_X3Y86          FDRE                                         r  UO/comp/temp2_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    UO/comp/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     UC/FSM_sequential_stato_corrente_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     UC/enable_counter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     UC/enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     UC/last_read_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     UC/last_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     UC/load_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     UC/read_rom_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/FSM_sequential_stato_corrente_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/FSM_sequential_stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_counter_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_counter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     UC/FSM_sequential_stato_corrente_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/FSM_sequential_stato_corrente_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/FSM_sequential_stato_corrente_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_counter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_counter_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     UC/enable_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UO/comp/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 4.008ns (72.377%)  route 1.530ns (27.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.720     5.323    UO/comp/CLK
    SLICE_X1Y86          FDRE                                         r  UO/comp/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  UO/comp/y_reg/Q
                         net (fo=1, routed)           1.530     7.308    test_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  test_OBUF_inst/O
                         net (fo=0)                   0.000    10.860    test
    R18                                                               r  test (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UO/comp/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.393ns (83.141%)  route 0.283ns (16.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    UO/comp/CLK
    SLICE_X1Y86          FDRE                                         r  UO/comp/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UO/comp/y_reg/Q
                         net (fo=1, routed)           0.283     1.943    test_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.195 r  test_OBUF_inst/O
                         net (fo=0)                   0.000     3.195    test
    R18                                                               r  test (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/FSM_sequential_stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.736ns (42.963%)  route 2.305ns (57.037%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  read_btn_IBUF_inst/O
                         net (fo=4, routed)           1.638     3.126    UC/read_btn_IBUF
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     3.250 f  UC/FSM_sequential_stato_corrente[0]_i_2/O
                         net (fo=1, routed)           0.667     3.917    UC/read_rom0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     4.041 r  UC/FSM_sequential_stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     4.041    UC/stato_corrente__0[0]
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601     5.024    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 start_sw
                            (input port)
  Destination:            UC/last_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.602ns (47.150%)  route 1.795ns (52.850%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start_sw (IN)
                         net (fo=0)                   0.000     0.000    start_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_sw_IBUF_inst/O
                         net (fo=2, routed)           1.795     3.273    UC/start_sw_IBUF
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     3.397 r  UC/last_start_i_1/O
                         net (fo=1, routed)           0.000     3.397    UC/last_start_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  UC/last_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601     5.024    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/last_start_reg/C

Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/read_rom_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.612ns (49.624%)  route 1.636ns (50.376%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  read_btn_IBUF_inst/O
                         net (fo=4, routed)           1.636     3.124    UC/read_btn_IBUF
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     3.248 r  UC/read_rom_i_1/O
                         net (fo=1, routed)           0.000     3.248    UC/read_rom_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  UC/read_rom_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601     5.024    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/read_rom_reg/C

Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/last_read_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 1.638ns (52.658%)  route 1.473ns (47.342%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  read_btn_IBUF_inst/O
                         net (fo=4, routed)           1.473     2.960    UC/read_btn_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.150     3.110 r  UC/last_read_i_1/O
                         net (fo=1, routed)           0.000     3.110    UC/last_read_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  UC/last_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601     5.024    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/last_read_reg/C

Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/FSM_sequential_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 1.612ns (52.259%)  route 1.473ns (47.741%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  read_btn_IBUF_inst/O
                         net (fo=4, routed)           1.473     2.960    UC/read_btn_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     3.084 r  UC/FSM_sequential_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     3.084    UC/stato_corrente__0[1]
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.601     5.024    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/last_read_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.298ns (33.702%)  route 0.586ns (66.298%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  read_btn_IBUF_inst/O
                         net (fo=4, routed)           0.586     0.841    UC/read_btn_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.042     0.883 r  UC/last_read_i_1/O
                         net (fo=1, routed)           0.000     0.883    UC/last_read_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  UC/last_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/last_read_reg/C

Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/FSM_sequential_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.301ns (33.927%)  route 0.586ns (66.073%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  read_btn_IBUF_inst/O
                         net (fo=4, routed)           0.586     0.841    UC/read_btn_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.045     0.886 r  UC/FSM_sequential_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.886    UC/stato_corrente__0[1]
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 read_btn
                            (input port)
  Destination:            UC/read_rom_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.301ns (31.884%)  route 0.642ns (68.116%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  read_btn (IN)
                         net (fo=0)                   0.000     0.000    read_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  read_btn_IBUF_inst/O
                         net (fo=4, routed)           0.642     0.898    UC/read_btn_IBUF
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  UC/read_rom_i_1/O
                         net (fo=1, routed)           0.000     0.943    UC/read_rom_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  UC/read_rom_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/read_rom_reg/C

Slack:                    inf
  Source:                 start_sw
                            (input port)
  Destination:            UC/last_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.290ns (29.230%)  route 0.703ns (70.770%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start_sw (IN)
                         net (fo=0)                   0.000     0.000    start_sw
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_sw_IBUF_inst/O
                         net (fo=2, routed)           0.703     0.949    UC/start_sw_IBUF
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.045     0.994 r  UC/last_start_i_1/O
                         net (fo=1, routed)           0.000     0.994    UC/last_start_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  UC/last_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  UC/last_start_reg/C

Slack:                    inf
  Source:                 start_sw
                            (input port)
  Destination:            UC/FSM_sequential_stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.335ns (28.986%)  route 0.822ns (71.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start_sw (IN)
                         net (fo=0)                   0.000     0.000    start_sw
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_sw_IBUF_inst/O
                         net (fo=2, routed)           0.704     0.950    UC/start_sw_IBUF
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.995 r  UC/FSM_sequential_stato_corrente[0]_i_3/O
                         net (fo=1, routed)           0.118     1.112    UC/last_start0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.157 r  UC/FSM_sequential_stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.157    UC/stato_corrente__0[0]
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    UC/clock_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  UC/FSM_sequential_stato_corrente_reg[0]/C





