```verilog
module andgate ( output out, input a, input b, input c, input d, input e );
    assign out = a & b & c & d & e;
endmodule

module top_module (input a, input b, input c, output out);
    wire and_out;
    andgate inst1 ( .out(and_out), .a(a), .b(b), .c(c), .d(1'b1), .e(1'b1) );
    assign out = ~and_out;
endmodule
```