# started on Wed Jan 15 02:50:59 2025

1102.64	msec	task-clock:u	1102643625	100.00	1.000	CPUs utilized
0		context-switches:u	1102643625	100.00	0.000	/sec
0		cpu-migrations:u	1102643625	100.00	0.000	/sec
33		page-faults:u	1102643625	100.00	29.928	/sec
2641963615		cycles:u	542653704	49.00	2.396	GHz
7099154572		instructions:u	542650627	49.00	2.69	insn per cycle
2641884691		branches:u	542653446	49.00	2.396	G/sec
3671		branch-misses:u	546651406	49.00	0.00	of all branches
73150		L1-dcache-loads:u	550652960	49.00	66.341	K/sec
3375		L1-dcache-load-misses:u	554655439	50.00	4.61	of all L1-dcache accesses
6308		LLC-loads:u	558655181	50.00	5.721	K/sec
16		LLC-load-misses:u	480000219	43.00	0.25	of all LL-cache accesses
1790914969		L1-icache-loads:u	479993756	43.00	1.624	G/sec
1693		L1-icache-load-misses:u	479990180	43.00	0.00	of all L1-icache accesses
6382		dTLB-loads:u	475992184	43.00	5.788	K/sec
105		dTLB-load-misses:u	471989944	42.00	1.65	of all dTLB cache accesses
2257420555		iTLB-loads:u	467988204	42.00	2.047	G/sec
57		iTLB-load-misses:u	463988204	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
