// Seed: 4148546749
module module_0;
  wire id_1;
endmodule
macromodule module_1 (
    output wand id_0,
    input  wire id_1
);
  wor id_3 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  assign id_5 = id_2;
  module_0();
  wire id_6, id_7;
  wire id_8;
endmodule
module module_3 (
    output wor  id_0,
    input  wire id_1,
    output wand id_2,
    input  wand id_3
);
  tri id_5;
  assign id_5 = id_3;
  wire id_6;
  module_0(); id_7(
      .id_0(id_0), .id_1(id_5), .id_2(id_5), .id_3(1)
  );
  wire id_8;
endmodule
