# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 47
attribute \src "dut.sv:9.1-37.10"
attribute \cells_not_processed 1
module \top
  attribute \src "dut.sv:15.13-15.34"
  wire $auto$process.cpp:40:create_eq_cell$1
  attribute \src "dut.sv:17.13-17.34"
  wire $auto$process.cpp:40:create_eq_cell$11
  attribute \src "dut.sv:28.13-28.27"
  wire $auto$process.cpp:40:create_eq_cell$21
  attribute \src "dut.sv:29.13-29.27"
  wire $auto$process.cpp:40:create_eq_cell$25
  attribute \src "dut.sv:30.13-30.27"
  wire $auto$process.cpp:40:create_eq_cell$31
  attribute \src "dut.sv:16.13-16.34"
  wire $auto$process.cpp:40:create_eq_cell$5
  attribute \src "dut.sv:17.17-17.33"
  wire width 32 $auto$process.cpp:4295:import_assignment_sync$15
  attribute \src "dut.sv:18.22-18.38"
  wire width 32 $auto$process.cpp:4295:import_assignment_sync$19
  attribute \src "dut.sv:28.16-28.26"
  wire width 2 $auto$process.cpp:4295:import_assignment_sync$23
  attribute \src "dut.sv:29.16-29.26"
  wire width 2 $auto$process.cpp:4295:import_assignment_sync$29
  attribute \src "dut.sv:15.17-15.33"
  wire width 32 $auto$process.cpp:4295:import_assignment_sync$3
  attribute \src "dut.sv:30.16-30.26"
  wire width 2 $auto$process.cpp:4295:import_assignment_sync$35
  attribute \src "dut.sv:31.22-31.32"
  wire width 2 $auto$process.cpp:4295:import_assignment_sync$39
  attribute \src "dut.sv:16.17-16.33"
  wire width 32 $auto$process.cpp:4295:import_assignment_sync$9
  attribute \src "dut.sv:18.13-18.39"
  wire $auto$process.cpp:4956:import_case_stmt_sync$17
  attribute \src "dut.sv:31.13-31.33"
  wire $auto$process.cpp:4956:import_case_stmt_sync$37
  attribute \src "dut.sv:17.13-17.34"
  wire $auto$process.cpp:60:create_or_cell$13
  attribute \src "dut.sv:29.13-29.27"
  wire $auto$process.cpp:60:create_or_cell$27
  attribute \src "dut.sv:30.13-30.27"
  wire $auto$process.cpp:60:create_or_cell$33
  attribute \src "dut.sv:16.13-16.34"
  wire $auto$process.cpp:60:create_or_cell$7
  wire $auto$rtlil.cc:3008:Xor$46
  attribute \src "dut.sv:35.17-35.33"
  wire $eq$dut.sv:35$41_Y
  attribute \src "dut.sv:35.38-35.48"
  wire $eq$dut.sv:35$43_Y
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \another_attribute 1
  attribute \enum_type "$enum0"
  attribute \enum_value_00 "\\B"
  attribute \enum_value_01 "\\C"
  attribute \enum_value_10 "\\D"
  attribute \enum_value_11 "\\A"
  attribute \init 2'11
  attribute \src "dut.sv:24.13-24.18"
  attribute \wiretype "\\state_t"
  wire width 2 \state
  attribute \enum_type "$enum0"
  attribute \enum_value_00000000000000000000000000000000 "\\WA"
  attribute \enum_value_00000000000000000000000000000001 "\\WB"
  attribute \enum_value_00000000000000000000000000000010 "\\WC"
  attribute \enum_value_00000000000000000000000000000011 "\\WD"
  attribute \init 0
  attribute \src "dut.sv:11.18-11.28"
  attribute \wiretype "\\wide_state_t"
  wire width 32 \wide_state
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  attribute \src "dut.sv:16.17-16.33"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$10
    parameter \WIDTH 32
    connect \A $auto$process.cpp:4295:import_assignment_sync$3
    connect \B 2
    connect \S $auto$process.cpp:40:create_eq_cell$5
    connect \Y $auto$process.cpp:4295:import_assignment_sync$9
  end
  attribute \src "dut.sv:17.17-17.33"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$16
    parameter \WIDTH 32
    connect \A $auto$process.cpp:4295:import_assignment_sync$9
    connect \B 3
    connect \S $auto$process.cpp:40:create_eq_cell$11
    connect \Y $auto$process.cpp:4295:import_assignment_sync$15
  end
  attribute \src "dut.sv:18.22-18.38"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$20
    parameter \WIDTH 32
    connect \A $auto$process.cpp:4295:import_assignment_sync$15
    connect \B 0
    connect \S $auto$process.cpp:4956:import_case_stmt_sync$17
    connect \Y $auto$process.cpp:4295:import_assignment_sync$19
  end
  attribute \src "dut.sv:28.16-28.26"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$24
    parameter \WIDTH 2
    connect \A \state
    connect \B 2'00
    connect \S $auto$process.cpp:40:create_eq_cell$21
    connect \Y $auto$process.cpp:4295:import_assignment_sync$23
  end
  attribute \src "dut.sv:29.16-29.26"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$30
    parameter \WIDTH 2
    connect \A $auto$process.cpp:4295:import_assignment_sync$23
    connect \B 2'01
    connect \S $auto$process.cpp:40:create_eq_cell$25
    connect \Y $auto$process.cpp:4295:import_assignment_sync$29
  end
  attribute \src "dut.sv:30.16-30.26"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$36
    parameter \WIDTH 2
    connect \A $auto$process.cpp:4295:import_assignment_sync$29
    connect \B 2'10
    connect \S $auto$process.cpp:40:create_eq_cell$31
    connect \Y $auto$process.cpp:4295:import_assignment_sync$35
  end
  attribute \src "dut.sv:15.17-15.33"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$4
    parameter \WIDTH 32
    connect \A \wide_state
    connect \B 1
    connect \S $auto$process.cpp:40:create_eq_cell$1
    connect \Y $auto$process.cpp:4295:import_assignment_sync$3
  end
  attribute \src "dut.sv:31.22-31.32"
  cell $mux $auto$process.cpp:4297:import_assignment_sync$40
    parameter \WIDTH 2
    connect \A $auto$process.cpp:4295:import_assignment_sync$35
    connect \B 2'11
    connect \S $auto$process.cpp:4956:import_case_stmt_sync$37
    connect \Y $auto$process.cpp:4295:import_assignment_sync$39
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $eq $auto$process.cpp:43:create_eq_cell$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 2
    connect \Y $auto$process.cpp:40:create_eq_cell$11
  end
  attribute \src "dut.sv:15.13-15.34"
  cell $eq $auto$process.cpp:43:create_eq_cell$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 0
    connect \Y $auto$process.cpp:40:create_eq_cell$1
  end
  attribute \src "dut.sv:28.13-28.27"
  cell $eq $auto$process.cpp:43:create_eq_cell$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3
    connect \Y $auto$process.cpp:40:create_eq_cell$21
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $eq $auto$process.cpp:43:create_eq_cell$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$process.cpp:40:create_eq_cell$25
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $eq $auto$process.cpp:43:create_eq_cell$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1
    connect \Y $auto$process.cpp:40:create_eq_cell$31
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $eq $auto$process.cpp:43:create_eq_cell$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$process.cpp:40:create_eq_cell$5
  end
  attribute \src "dut.sv:18.13-18.39"
  cell $_NOT_ $auto$process.cpp:4958:import_case_stmt_sync$18
    connect \A $auto$process.cpp:60:create_or_cell$13
    connect \Y $auto$process.cpp:4956:import_case_stmt_sync$17
  end
  attribute \src "dut.sv:31.13-31.33"
  cell $_NOT_ $auto$process.cpp:4958:import_case_stmt_sync$38
    connect \A $auto$process.cpp:60:create_or_cell$33
    connect \Y $auto$process.cpp:4956:import_case_stmt_sync$37
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $or $auto$process.cpp:63:create_or_cell$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:60:create_or_cell$7
    connect \B $auto$process.cpp:40:create_eq_cell$11
    connect \Y $auto$process.cpp:60:create_or_cell$13
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $or $auto$process.cpp:63:create_or_cell$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:40:create_eq_cell$21
    connect \B $auto$process.cpp:40:create_eq_cell$25
    connect \Y $auto$process.cpp:60:create_or_cell$27
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $or $auto$process.cpp:63:create_or_cell$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:60:create_or_cell$27
    connect \B $auto$process.cpp:40:create_eq_cell$31
    connect \Y $auto$process.cpp:60:create_or_cell$33
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $or $auto$process.cpp:63:create_or_cell$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:40:create_eq_cell$1
    connect \B $auto$process.cpp:40:create_eq_cell$5
    connect \Y $auto$process.cpp:60:create_or_cell$7
  end
  attribute \src "dut.sv:35.17-35.33"
  cell $eq $eq$dut.sv:35$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $eq$dut.sv:35$41_Y
  end
  attribute \src "dut.sv:35.38-35.48"
  cell $eq $eq$dut.sv:35$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $eq$dut.sv:35$43_Y
  end
  cell $xor $xor$dut.sv:35$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:35$41_Y
    connect \B $eq$dut.sv:35$43_Y
    connect \Y $auto$rtlil.cc:3008:Xor$46
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-20.8"
  process $proc$dut.sv:13$1
    sync posedge \clk
      update \wide_state $auto$process.cpp:4295:import_assignment_sync$19
  end
  attribute \always_ff 1
  attribute \src "dut.sv:26.5-33.8"
  process $proc$dut.sv:26$1
    sync posedge \clk
      update \state $auto$process.cpp:4295:import_assignment_sync$39
  end
  connect \z $auto$rtlil.cc:3008:Xor$46
end
