Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 20 18:38:49 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SecondOrderTest_timing_summary_routed.rpt -rpx SecondOrderTest_timing_summary_routed.rpx
| Design       : SecondOrderTest
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.376        0.000                      0                  513        0.047        0.000                      0                  513       -0.159       -0.159                       1                   355  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clk200_int              {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                             7.443        0.000                      0                  246        0.131        0.000                      0                  246        3.000        0.000                       0                   225  
  MMCME2_BASE_inst_n_2          2.359        0.000                      0                   32        0.283        0.000                      0                   32        2.150        0.000                       0                    50  
  MMCME2_BASE_inst_n_2_1        1.912        0.000                      0                   16        0.328        0.000                      0                   16        2.150        0.000                       0                    35  
  clk200_int                                                                                                                                                                0.264        0.000                       0                     4  
  clkDLYi                                                                                                                                                                   3.592        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.592        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.929        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.929        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.929        0.000                       0                     2  
  clk_div_int                   5.169        0.000                      0                   11        0.186        0.000                      0                   11        4.600        0.000                       0                    13  
  clk_int                                                                                                                                                                  -0.159       -0.159                       1                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           3.235        0.000                      0                   55        1.191        0.000                      0                   55  
clk                     MMCME2_BASE_inst_n_2          1.591        0.000                      0                   31        0.047        0.000                      0                   31  
clk                     MMCME2_BASE_inst_n_2_1        1.376        0.000                      0                   16        0.070        0.000                      0                   16  
clk                     clk_div_int                   6.507        0.000                      0                   11        0.065        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      8.077        0.000                      0                   98        0.423        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.858        0.000                      0                    1        0.154        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.457ns (20.836%)  route 1.736ns (79.164%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 13.520 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.419     6.060    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  ADC/hzClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.199    13.520    ADC/hzClk/clk_in
    SLICE_X1Y133         FDRE                                         r  ADC/hzClk/counter_reg[1]/C
                         clock pessimism              0.322    13.842    
                         clock uncertainty           -0.035    13.807    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.304    13.503    ADC/hzClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.457ns (20.836%)  route 1.736ns (79.164%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 13.520 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.419     6.060    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  ADC/hzClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.199    13.520    ADC/hzClk/clk_in
    SLICE_X1Y133         FDRE                                         r  ADC/hzClk/counter_reg[2]/C
                         clock pessimism              0.322    13.842    
                         clock uncertainty           -0.035    13.807    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.304    13.503    ADC/hzClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.457ns (20.836%)  route 1.736ns (79.164%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 13.520 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.419     6.060    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  ADC/hzClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.199    13.520    ADC/hzClk/clk_in
    SLICE_X1Y133         FDRE                                         r  ADC/hzClk/counter_reg[3]/C
                         clock pessimism              0.322    13.842    
                         clock uncertainty           -0.035    13.807    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.304    13.503    ADC/hzClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.457ns (20.990%)  route 1.720ns (79.010%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 13.524 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.403     6.044    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  ADC/hzClk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.203    13.524    ADC/hzClk/clk_in
    SLICE_X1Y139         FDRE                                         r  ADC/hzClk/counter_reg[25]/C
                         clock pessimism              0.322    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.304    13.507    ADC/hzClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.457ns (20.990%)  route 1.720ns (79.010%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 13.524 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.403     6.044    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  ADC/hzClk/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.203    13.524    ADC/hzClk/clk_in
    SLICE_X1Y139         FDRE                                         r  ADC/hzClk/counter_reg[26]/C
                         clock pessimism              0.322    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.304    13.507    ADC/hzClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.457ns (21.433%)  route 1.675ns (78.567%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.358     5.999    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y136         FDRE                                         r  ADC/hzClk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.202    13.523    ADC/hzClk/clk_in
    SLICE_X1Y136         FDRE                                         r  ADC/hzClk/counter_reg[13]/C
                         clock pessimism              0.322    13.845    
                         clock uncertainty           -0.035    13.810    
    SLICE_X1Y136         FDRE (Setup_fdre_C_R)       -0.304    13.506    ADC/hzClk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.457ns (21.433%)  route 1.675ns (78.567%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.358     5.999    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y136         FDRE                                         r  ADC/hzClk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.202    13.523    ADC/hzClk/clk_in
    SLICE_X1Y136         FDRE                                         r  ADC/hzClk/counter_reg[16]/C
                         clock pessimism              0.322    13.845    
                         clock uncertainty           -0.035    13.810    
    SLICE_X1Y136         FDRE (Setup_fdre_C_R)       -0.304    13.506    ADC/hzClk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.457ns (21.517%)  route 1.667ns (78.483%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.349     5.990    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.200    13.521    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[5]/C
                         clock pessimism              0.345    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.304    13.527    ADC/hzClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.457ns (21.517%)  route 1.667ns (78.483%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.349     5.990    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.200    13.521    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
                         clock pessimism              0.345    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.304    13.527    ADC/hzClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.457ns (21.759%)  route 1.643ns (78.241%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.331     3.866    ADC/hzClk/clk_in
    SLICE_X1Y134         FDRE                                         r  ADC/hzClk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     4.089 f  ADC/hzClk/counter_reg[7]/Q
                         net (fo=3, routed)           0.488     4.577    ADC/hzClk/counter[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.043     4.620 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     4.975    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.054     5.029 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.475     5.504    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.137     5.641 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.326     5.967    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  ADC/hzClk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.201    13.522    ADC/hzClk/clk_in
    SLICE_X1Y135         FDRE                                         r  ADC/hzClk/counter_reg[10]/C
                         clock pessimism              0.322    13.844    
                         clock uncertainty           -0.035    13.809    
    SLICE_X1Y135         FDRE (Setup_fdre_C_R)       -0.304    13.505    ADC/hzClk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  7.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.456%)  route 0.074ns (36.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.655     1.754    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X5Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.100     1.854 r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/Q
                         net (fo=7, routed)           0.074     1.928    DAC0/AD_9783_SPI_inst/clk_counter_reg_n_0_[2]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.028     1.956 r  DAC0/AD_9783_SPI_inst/clk_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.956    DAC0/AD_9783_SPI_inst/clk_counter[5]
    SLICE_X4Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.873     2.119    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.354     1.765    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.060     1.825    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DAC1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/counter_f_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.123%)  route 0.075ns (36.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.657     1.756    DAC1/CLK
    SLICE_X1Y69          FDPE                                         r  DAC1/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.100     1.856 r  DAC1/counter_f_reg[3]/Q
                         net (fo=5, routed)           0.075     1.931    DAC1/counter_f_reg__0[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.028     1.959 r  DAC1/counter_f[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.959    DAC1/counter0__1[5]
    SLICE_X0Y69          FDPE                                         r  DAC1/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.875     2.121    DAC1/CLK
    SLICE_X0Y69          FDPE                                         r  DAC1/counter_f_reg[5]/C
                         clock pessimism             -0.354     1.767    
    SLICE_X0Y69          FDPE (Hold_fdpe_C_D)         0.061     1.828    DAC1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADC/FSM_onehot_state_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.874%)  route 0.105ns (45.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.659     1.758    ADC/clk_in
    SLICE_X7Y66          FDCE                                         r  ADC/FSM_onehot_state_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.100     1.858 f  ADC/FSM_onehot_state_f_reg[6]/Q
                         net (fo=8, routed)           0.105     1.963    ADC/FSM_onehot_state_f_reg_n_0_[6]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.028     1.991 r  ADC/FSM_onehot_state_f[13]_i_1/O
                         net (fo=1, routed)           0.000     1.991    ADC/FSM_onehot_state_f[13]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.877     2.123    ADC/clk_in
    SLICE_X6Y66          FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.354     1.769    
    SLICE_X6Y66          FDCE (Hold_fdce_C_D)         0.087     1.856    ADC/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.130ns (52.691%)  route 0.117ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.663     1.762    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.100     1.862 r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.117     1.979    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.030     2.009 r  ADC/LTC2195_SPI_inst/spi_clk_i_1/O
                         net (fo=1, routed)           0.000     2.009    ADC/LTC2195_SPI_inst/spi_clk_1
    SLICE_X6Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.883     2.129    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.356     1.773    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.096     1.869    ADC/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.648%)  route 0.119ns (47.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.663     1.762    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.100     1.862 r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.119     1.981    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.032     2.013 r  ADC/LTC2195_SPI_inst/clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.013    ADC/LTC2195_SPI_inst/clk_counter_0[4]
    SLICE_X6Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.883     2.129    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.356     1.773    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.096     1.869    ADC/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.663     1.762    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.100     1.862 f  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.117     1.979    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.028     2.007 r  ADC/LTC2195_SPI_inst/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.007    ADC/LTC2195_SPI_inst/clk_counter_0[1]
    SLICE_X6Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.883     2.129    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y59          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.356     1.773    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.087     1.860    ADC/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.206%)  route 0.092ns (41.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.653     1.752    DAC0/CLK
    SLICE_X1Y76          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.100     1.852 f  DAC0/FSM_onehot_state_f_reg[11]/Q
                         net (fo=5, routed)           0.092     1.944    DAC0/FSM_onehot_state_f_reg_n_0_[11]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.028     1.972 r  DAC0/FSM_onehot_state_f[14]_i_1/O
                         net (fo=1, routed)           0.000     1.972    DAC0/FSM_onehot_state_f[14]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.870     2.116    DAC0/CLK
    SLICE_X0Y76          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.353     1.763    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.061     1.824    DAC0/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.072%)  route 0.123ns (48.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.656     1.755    DAC1/CLK
    SLICE_X1Y70          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.100     1.855 f  DAC1/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.123     1.978    DAC1/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.028     2.006 r  DAC1/FSM_onehot_state_f[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.006    DAC1/FSM_onehot_state_f[14]_i_1__0_n_0
    SLICE_X2Y70          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.874     2.120    DAC1/CLK
    SLICE_X2Y70          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.353     1.767    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.087     1.854    DAC1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.086%)  route 0.123ns (48.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.654     1.753    DAC0/CLK
    SLICE_X3Y77          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/FSM_onehot_state_f_reg[2]/Q
                         net (fo=10, routed)          0.123     1.976    DAC0/FSM_onehot_state_f_reg_n_0_[2]
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.028     2.004 r  DAC0/FSM_onehot_state_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.004    DAC0/FSM_onehot_state_f[6]_i_1__0_n_0
    SLICE_X2Y77          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.872     2.118    DAC0/CLK
    SLICE_X2Y77          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.354     1.764    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.087     1.851    DAC0/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.599%)  route 0.098ns (43.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.654     1.753    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X4Y71          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.100     1.853 r  DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.098     1.951    DAC1/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X5Y71          LUT5 (Prop_lut5_I2_O)        0.028     1.979 r  DAC1/AD_9783_SPI_inst/clk_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.979    DAC1/AD_9783_SPI_inst/clk_counter[3]
    SLICE_X5Y71          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.872     2.118    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X5Y71          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.354     1.764    
    SLICE_X5Y71          FDCE (Hold_fdce_C_D)         0.060     1.824    DAC1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y7    BUFG_clk100/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y68      ADC/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X7Y67      ADC/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y67      ADC/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X4Y74      DAC0/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X4Y74      DAC0/counter_f_reg[4]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X3Y74      DAC0/counter_f_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y68      ADC/FSM_onehot_state_f_reg[2]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X4Y69      ADC/counter_f_reg[4]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X4Y68      ADC/counter_f_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y79      DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC/ADC00_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC/ADC00_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC/ADC00_out_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC/ADC00_out_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.223ns (10.474%)  route 1.906ns (89.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 11.434 - 5.000 ) 
    Source Clock Delay      (SCD):    6.876ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.223     7.099 r  DAC0/data_in_reg[5]/Q
                         net (fo=1, routed)           1.906     9.005    DAC0/data_in[5]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.373    11.434    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.502    11.936    
                         clock uncertainty           -0.072    11.865    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.500    11.365    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.223ns (11.363%)  route 1.739ns (88.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.339     6.889    DAC0/clkD
    SLICE_X0Y148         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.223     7.112 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           1.739     8.852    DAC0/data_in[9]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.489    11.933    
                         clock uncertainty           -0.072    11.862    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.500    11.362    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.223ns (12.310%)  route 1.589ns (87.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.885ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.335     6.885    DAC0/clkD
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.223     7.108 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           1.589     8.697    DAC0/data_in[8]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.489    11.803    
                         clock uncertainty           -0.072    11.732    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.500    11.232    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.223ns (11.279%)  route 1.754ns (88.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.862ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.312     6.862    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.223     7.085 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           1.754     8.839    DAC0/data_in[7]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D1)      -0.500    11.375    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.223ns (12.341%)  route 1.584ns (87.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.885ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.335     6.885    DAC0/clkD
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.223     7.108 r  DAC0/data_in_reg[6]/Q
                         net (fo=1, routed)           1.584     8.692    DAC0/data_in[6]
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.489    11.803    
                         clock uncertainty           -0.072    11.732    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.500    11.232    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.223ns (12.391%)  route 1.577ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 11.316 - 5.000 ) 
    Source Clock Delay      (SCD):    6.888ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.338     6.888    DAC0/clkD
    SLICE_X0Y143         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.223     7.111 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           1.577     8.688    DAC0/data_in[0]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.255    11.316    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.489    11.805    
                         clock uncertainty           -0.072    11.734    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.500    11.234    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.223ns (11.888%)  route 1.653ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.339     6.889    DAC0/clkD
    SLICE_X0Y144         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.223     7.112 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           1.653     8.765    DAC0/data_in[3]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.489    11.933    
                         clock uncertainty           -0.072    11.862    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.500    11.362    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.223ns (12.252%)  route 1.597ns (87.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.339     6.889    DAC0/clkD
    SLICE_X0Y148         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.223     7.112 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           1.597     8.709    DAC0/data_in[1]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism              0.489    11.935    
                         clock uncertainty           -0.072    11.864    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.500    11.364    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.223ns (13.442%)  route 1.436ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 11.307 - 5.000 ) 
    Source Clock Delay      (SCD):    6.871ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y123         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.223     7.094 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           1.436     8.530    DAC0/data_in[12]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.246    11.307    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.489    11.796    
                         clock uncertainty           -0.072    11.725    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D1)      -0.500    11.225    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.018%)  route 1.368ns (85.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.312ns = ( 11.312 - 5.000 ) 
    Source Clock Delay      (SCD):    6.877ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.327     6.877    DAC0/clkD
    SLICE_X0Y119         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.223     7.100 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           1.368     8.468    DAC0/data_in[14]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.251    11.312    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.489    11.801    
                         clock uncertainty           -0.072    11.730    
    OLOGIC_X0Y164        ODDR (Setup_oddr_C_D1)      -0.500    11.230    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  2.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.100ns (18.971%)  route 0.427ns (81.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           0.427     3.452    DAC0/data_in[29]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.256    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.169    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.100ns (19.339%)  route 0.417ns (80.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.929    DAC0/clkD
    SLICE_X0Y196         FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.417     3.446    DAC0/data_in[23]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.922     3.676    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.432     3.244    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     3.157    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.701%)  route 0.435ns (81.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.435     3.460    DAC0/data_in[19]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.933     3.687    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.432     3.255    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.168    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.064%)  route 0.486ns (82.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.486     3.511    DAC0/data_in[21]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     3.167    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.762%)  route 0.534ns (84.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.929    DAC0/clkD
    SLICE_X0Y196         FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           0.534     3.564    DAC0/data_in[31]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.923     3.677    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.432     3.245    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.158    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.210%)  route 0.313ns (75.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.928    DAC0/clkD
    SLICE_X0Y158         FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDRE (Prop_fdre_C_Q)         0.100     3.028 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.313     3.341    DAC0/data_in[30]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.578    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     2.894    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.100ns (22.884%)  route 0.337ns (77.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.597     2.927    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.337     3.364    DAC0/data_in[22]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.576    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.979    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     2.892    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.100ns (22.337%)  route 0.348ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.929    DAC0/clkD
    SLICE_X1Y154         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.348     3.377    DAC0/data_in[32]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.828     3.582    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y164        ODDR (Hold_oddr_C_D2)       -0.087     2.898    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.100ns (13.469%)  route 0.642ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.614     2.944    DAC0/clkD
    SLICE_X0Y148         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           0.642     3.687    DAC0/data_in[11]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.424     3.264    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     3.177    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.100ns (13.064%)  route 0.665ns (86.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           0.665     3.691    DAC0/data_in[27]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D2)       -0.087     3.167    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y198    DAC0/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y204    DAC0/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y192    DAC0/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y208    DAC0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y174    DAC0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y224    DAC0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y194    DAC0/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y240    DAC0/pins[7].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC0/data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y144     DAC0/data_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC0/data_in_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC0/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y123     DAC0/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y129     DAC0/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y211     DAC0/data_in_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC0/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC0/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y123     DAC0/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y119     DAC0/data_in_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.223ns (8.610%)  route 2.367ns (91.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.888ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.322     7.888    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.223     8.111 r  DAC1/data_in_reg[9]/Q
                         net (fo=1, routed)           2.367    10.478    DAC1/data_in[9]
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.223ns (8.803%)  route 2.310ns (91.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.888ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.322     7.888    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.223     8.111 r  DAC1/data_in_reg[3]/Q
                         net (fo=1, routed)           2.310    10.422    DAC1/data_in[3]
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.223ns (10.058%)  route 1.994ns (89.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.330     7.896    DAC1/clkD
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.223     8.119 r  DAC1/data_in_reg[7]/Q
                         net (fo=1, routed)           1.994    10.113    DAC1/data_in[7]
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism              0.522    12.960    
                         clock uncertainty           -0.072    12.889    
    OLOGIC_X0Y214        ODDR (Setup_oddr_C_D1)      -0.500    12.389    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.223ns (10.719%)  route 1.857ns (89.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 12.435 - 5.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.330     7.896    DAC1/clkD
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.223     8.119 r  DAC1/data_in_reg[5]/Q
                         net (fo=1, routed)           1.857     9.977    DAC1/data_in[5]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.378    12.435    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.522    12.957    
                         clock uncertainty           -0.072    12.886    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D1)      -0.500    12.386    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.223ns (12.391%)  route 1.577ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.905ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.223     8.128 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           1.577     9.705    DAC1/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism              0.509    12.819    
                         clock uncertainty           -0.072    12.748    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D1)      -0.500    12.248    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.223ns (12.523%)  route 1.558ns (87.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.905ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.223     8.128 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           1.558     9.686    DAC1/data_in[4]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.255    12.312    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism              0.509    12.821    
                         clock uncertainty           -0.072    12.750    
    OLOGIC_X0Y154        ODDR (Setup_oddr_C_D1)      -0.500    12.250    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.223ns (12.828%)  route 1.515ns (87.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.901ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.223     8.124 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           1.515     9.640    DAC1/data_in[6]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.509    12.819    
                         clock uncertainty           -0.072    12.748    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D1)      -0.500    12.248    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.223ns (12.940%)  route 1.500ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 12.308 - 5.000 ) 
    Source Clock Delay      (SCD):    7.901ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.223     8.124 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           1.500     9.625    DAC1/data_in[12]
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.251    12.308    DAC1/clkD
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism              0.509    12.817    
                         clock uncertainty           -0.072    12.746    
    OLOGIC_X0Y166        ODDR (Setup_oddr_C_D1)      -0.500    12.246    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.223ns (13.052%)  route 1.486ns (86.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 12.305 - 5.000 ) 
    Source Clock Delay      (SCD):    7.901ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.223     8.124 r  DAC1/data_in_reg[8]/Q
                         net (fo=1, routed)           1.486     9.610    DAC1/data_in[8]
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.248    12.305    DAC1/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism              0.509    12.814    
                         clock uncertainty           -0.072    12.743    
    OLOGIC_X0Y168        ODDR (Setup_oddr_C_D1)      -0.500    12.243    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.223ns (13.442%)  route 1.436ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.905ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.223     8.128 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           1.436     9.564    DAC1/data_in[2]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.255    12.312    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.509    12.821    
                         clock uncertainty           -0.072    12.750    
    OLOGIC_X0Y152        ODDR (Setup_oddr_C_D1)      -0.500    12.250    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.258%)  route 0.201ns (66.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.256ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.717     3.520    DAC1/clkD
    SLICE_X0Y6           FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.100     3.620 r  DAC1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.201     3.821    DAC1/data_in[14]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.985     4.256    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.580    
    OLOGIC_X0Y8          ODDR (Hold_oddr_C_D1)       -0.087     3.493    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.295%)  route 0.266ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.706     3.509    DAC1/clkD
    SLICE_X0Y27          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.100     3.609 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.266     3.875    DAC1/data_in[15]
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.981     4.252    DAC1/clkD
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y34         ODDR (Hold_oddr_C_D1)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.100ns (12.867%)  route 0.677ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.600     3.403    DAC1/clkD
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     3.503 r  DAC1/data_in_reg[11]/Q
                         net (fo=1, routed)           0.677     4.180    DAC1/data_in[11]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.928     4.199    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism             -0.476     3.723    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D1)       -0.087     3.636    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.100ns (12.580%)  route 0.695ns (87.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.613     3.416    DAC1/clkD
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.516 r  DAC1/data_in_reg[13]/Q
                         net (fo=1, routed)           0.695     4.211    DAC1/data_in[13]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.931     4.202    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.468     3.734    
    OLOGIC_X0Y212        ODDR (Hold_oddr_C_D1)       -0.087     3.647    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.348%)  route 0.781ns (88.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.595     3.398    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           0.781     4.279    DAC1/data_in[1]
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.931     4.202    DAC1/clkD
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism             -0.476     3.726    
    OLOGIC_X0Y238        ODDR (Hold_oddr_C_D1)       -0.087     3.639    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.100ns (12.207%)  route 0.719ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.610     3.413    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.100     3.513 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.719     4.232    DAC1/data_in[10]
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.823     4.094    DAC1/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism             -0.468     3.626    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     3.539    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.100ns (11.262%)  route 0.788ns (88.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.613     3.416    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.100     3.516 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           0.788     4.304    DAC1/data_in[2]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.834     4.105    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y152        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.100ns (11.007%)  route 0.809ns (88.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.610     3.413    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.100     3.513 r  DAC1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.809     4.322    DAC1/data_in[8]
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.826     4.097    DAC1/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.468     3.629    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D1)       -0.087     3.542    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.100ns (10.703%)  route 0.834ns (89.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.610     3.413    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.100     3.513 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           0.834     4.347    DAC1/data_in[12]
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.828     4.099    DAC1/clkD
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.468     3.631    
    OLOGIC_X0Y166        ODDR (Hold_oddr_C_D1)       -0.087     3.544    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.100ns (10.544%)  route 0.848ns (89.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.610     3.413    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.100     3.513 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           0.848     4.361    DAC1/data_in[6]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.831     4.102    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.468     3.634    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D1)       -0.087     3.547    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.814    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y172    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y216    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y166    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y212    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y8      DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y34     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y158    DAC1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y238    DAC1/pins[1].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y112     DAC1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y112     DAC1/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y112     DAC1/data_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y112     DAC1/data_in_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y103     DAC1/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y6       DAC1/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y103     DAC1/data_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y103     DAC1/data_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     DAC1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y6       DAC1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y103     DAC1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y112     DAC1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     DAC1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y112     DAC1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y27      DAC1/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC1/data_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y103     DAC1/data_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC1/data_in_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200_int
  To Clock:  clk200_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_int
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    ADC/BUFG_clk200/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y160    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y42     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.223ns (4.493%)  route 4.740ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           4.740    11.845    ADC/bit_slip0
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.223ns (4.881%)  route 4.346ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           4.346    11.450    ADC/bit_slip0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.223ns (5.388%)  route 3.916ns (94.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           3.916    11.020    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.096    
                         clock uncertainty           -0.080    17.017    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.005    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.223ns (5.582%)  route 3.772ns (94.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           3.772    10.877    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.266ns (20.449%)  route 1.035ns (79.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.425     7.530    ADC/bit_slip0
    SLICE_X0Y138         LUT2 (Prop_lut2_I0_O)        0.043     7.573 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.609     8.182    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.831    
                         clock uncertainty           -0.080    16.752    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.740    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.266ns (22.816%)  route 0.900ns (77.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.425     7.530    ADC/bit_slip0
    SLICE_X0Y138         LUT2 (Prop_lut2_I0_O)        0.043     7.573 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.474     8.047    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.836    
                         clock uncertainty           -0.080    16.757    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.745    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             9.217ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.223ns (34.537%)  route 0.423ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.423     7.527    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.835    
                         clock uncertainty           -0.080    16.756    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.744    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  9.217    

Slack (MET) :             9.276ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.335ns (47.716%)  route 0.367ns (52.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.204     7.085 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.367     7.452    ADC/counter0_reg_n_0_[1]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.131     7.583 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.583    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.204    16.259    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.058    16.860    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  9.276    

Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.266ns (41.746%)  route 0.371ns (58.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.371     7.476    ADC/state
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.043     7.519 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.519    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.204    16.259    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.034    16.836    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.266ns (42.281%)  route 0.363ns (57.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.363     7.467    ADC/counter0_reg_n_0_[0]
    SLICE_X0Y141         LUT6 (Prop_lut6_I2_O)        0.043     7.510 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.510    ADC/BS_state0_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.204    16.259    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.034    16.836    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  9.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.155ns (63.071%)  route 0.091ns (36.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.091     3.028 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.091     3.119    ADC/counter0_reg_n_0_[1]
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.064     3.183 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.183    ADC/BS_state0_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.812     3.561    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.064%)  route 0.150ns (53.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.150     3.187    ADC/state
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.028     3.215 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.215    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.812     3.561    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.680%)  route 0.249ns (71.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.249     3.286    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.129ns (39.916%)  route 0.194ns (60.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.194     3.231    ADC/state
    SLICE_X0Y141         LUT4 (Prop_lut4_I2_O)        0.029     3.260 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.260    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.812     3.561    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.075     3.012    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.729%)  route 0.194ns (60.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.194     3.231    ADC/state
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.028     3.259 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.259    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.812     3.561    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.061     2.998    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.323%)  route 0.502ns (79.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.222     3.259    ADC/bit_slip0
    SLICE_X0Y138         LUT2 (Prop_lut2_I0_O)        0.028     3.287 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.279     3.567    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.239%)  route 0.574ns (81.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           0.222     3.259    ADC/bit_slip0
    SLICE_X0Y138         LUT2 (Prop_lut2_I0_O)        0.028     3.287 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.351     3.639    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.809     3.558    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.966    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.033    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             2.046ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.100ns (4.086%)  route 2.347ns (95.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.347     5.384    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.954     3.703    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.271    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.338    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           5.384    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.100ns (3.958%)  route 2.427ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.427     5.464    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.949     3.698    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.266    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.333    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           5.464    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.100ns (3.617%)  route 2.665ns (96.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612     2.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=6, routed)           2.665     5.702    ADC/bit_slip0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.955     3.704    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.272    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.339    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           5.702    
  -------------------------------------------------------------------
                         slack                                  2.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y12     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y141     ADC/counter0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y141     ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y141     ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/counter0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y141     ADC/BS_state0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.250       -0.159     BUFGCTRL_X0Y3    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.250       0.179      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.468ns (14.458%)  route 2.769ns (85.542%))
  Logic Levels:           0  
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 13.696 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.769    10.462    ADC/p_38_out
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.375    13.696    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/C
                         clock pessimism              0.214    13.910    
                         clock uncertainty           -0.194    13.717    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.019    13.698    ADC/ADC10_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.468ns (15.060%)  route 2.640ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 13.696 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.640    10.333    ADC/p_35_out
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.375    13.696    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[9]/C
                         clock pessimism              0.214    13.910    
                         clock uncertainty           -0.194    13.717    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.019    13.698    ADC/ADC10_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.468ns (17.952%)  route 2.139ns (82.048%))
  Logic Levels:           0  
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.139     9.831    ADC/p_76_out
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[7]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.031    13.517    ADC/ADC00_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.468ns (17.883%)  route 2.149ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        -3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.149     9.842    ADC/p_33_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367    13.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[13]/C
                         clock pessimism              0.214    13.902    
                         clock uncertainty           -0.194    13.709    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.031    13.678    ADC/ADC10_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.468ns (18.265%)  route 2.094ns (81.735%))
  Logic Levels:           0  
  Clock Path Skew:        -3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.094     9.788    ADC/p_34_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367    13.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[11]/C
                         clock pessimism              0.214    13.902    
                         clock uncertainty           -0.194    13.709    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.022    13.687    ADC/ADC10_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.468ns (18.310%)  route 2.088ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        -3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.088     9.781    ADC/p_36_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367    13.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[7]/C
                         clock pessimism              0.214    13.902    
                         clock uncertainty           -0.194    13.709    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.019    13.690    ADC/ADC10_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.468ns (18.382%)  route 2.078ns (81.618%))
  Logic Levels:           0  
  Clock Path Skew:        -3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.078     9.771    ADC/p_37_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367    13.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[5]/C
                         clock pessimism              0.214    13.902    
                         clock uncertainty           -0.194    13.709    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.019    13.690    ADC/ADC10_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.468ns (20.388%)  route 1.827ns (79.612%))
  Logic Levels:           0  
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           1.827     9.520    ADC/p_72_out
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[15]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.022    13.526    ADC/ADC00_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.468ns (19.029%)  route 1.991ns (80.971%))
  Logic Levels:           0  
  Clock Path Skew:        -3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           1.991     9.684    ADC/p_73_out
    SLICE_X0Y99          FDRE                                         r  ADC/ADC00_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.377    13.698    ADC/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC/ADC00_out_reg[13]/C
                         clock pessimism              0.214    13.912    
                         clock uncertainty           -0.194    13.719    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.022    13.697    ADC/ADC00_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.468ns (19.221%)  route 1.967ns (80.779%))
  Logic Levels:           0  
  Clock Path Skew:        -3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 13.692 - 10.000 ) 
    Source Clock Delay      (SCD):    7.217ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.685 r  ADC/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           1.967     9.652    ADC/p_67_out
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.371    13.692    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[8]/C
                         clock pessimism              0.214    13.906    
                         clock uncertainty           -0.194    13.713    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.019    13.694    ADC/ADC00_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.193ns (48.687%)  route 0.203ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.203     3.335    ADC/p_40_out
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.040     2.145    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.193ns (48.687%)  route 0.203ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.203     3.335    ADC/p_45_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.038     2.143    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.193ns (43.052%)  route 0.255ns (56.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.720     3.045    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.255     3.493    ADC/p_24_out
    SLICE_X0Y4           FDRE                                         r  ADC/ADC10_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.957     2.203    ADC/clk_in
    SLICE_X0Y4           FDRE                                         r  ADC/ADC10_out_reg[14]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.040     2.290    ADC/ADC10_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.096%)  route 0.245ns (55.904%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.245     3.377    ADC/p_47_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.043     2.148    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.193ns (42.911%)  route 0.257ns (57.089%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.257     3.389    ADC/p_42_out
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.041     2.146    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.193ns (42.621%)  route 0.260ns (57.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.260     3.392    ADC/p_44_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.040     2.145    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.193ns (37.582%)  route 0.321ns (62.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.716     3.041    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.234 r  ADC/pins[5].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.321     3.555    ADC/p_32_out
    SLICE_X0Y19          FDRE                                         r  ADC/ADC10_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.947     2.193    ADC/clk_in
    SLICE_X0Y19          FDRE                                         r  ADC/ADC10_out_reg[15]/C
                         clock pessimism             -0.147     2.046    
                         clock uncertainty            0.194     2.240    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.040     2.280    ADC/ADC10_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.193ns (39.719%)  route 0.293ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.293     3.425    ADC/p_43_out
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.043     2.148    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.193ns (40.051%)  route 0.289ns (59.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.289     3.421    ADC/p_41_out
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X1Y140         FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.038     2.143    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.193ns (39.314%)  route 0.298ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.298     3.430    ADC/p_46_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.041     2.146    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  1.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.223ns (3.749%)  route 5.726ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 11.381 - 5.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.312     3.847    ADC/clk_in
    SLICE_X0Y176         FDRE                                         r  ADC/ADC01_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.223     4.070 r  ADC/ADC01_out_reg[7]/Q
                         net (fo=1, routed)           5.726     9.796    DAC0/D[22]
    SLICE_X0Y207         FDRE                                         r  DAC0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.320    11.381    DAC0/clkD
    SLICE_X0Y207         FDRE                                         r  DAC0/data_in_reg[25]/C
                         clock pessimism              0.214    11.595    
                         clock uncertainty           -0.186    11.409    
    SLICE_X0Y207         FDRE (Setup_fdre_C_D)       -0.022    11.387    DAC0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.223ns (3.826%)  route 5.606ns (96.174%))
  Logic Levels:           0  
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 11.378 - 5.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.312     3.847    ADC/clk_in
    SLICE_X0Y176         FDRE                                         r  ADC/ADC01_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.223     4.070 r  ADC/ADC01_out_reg[15]/Q
                         net (fo=1, routed)           5.606     9.676    DAC0/D[30]
    SLICE_X0Y211         FDRE                                         r  DAC0/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.317    11.378    DAC0/clkD
    SLICE_X0Y211         FDRE                                         r  DAC0/data_in_reg[33]/C
                         clock pessimism              0.214    11.592    
                         clock uncertainty           -0.186    11.406    
    SLICE_X0Y211         FDRE (Setup_fdre_C_D)       -0.022    11.384    DAC0/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.223ns (3.962%)  route 5.405ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        2.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.330     3.865    ADC/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC/ADC01_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     4.088 r  ADC/ADC01_out_reg[8]/Q
                         net (fo=1, routed)           5.405     9.494    DAC0/D[23]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.176    11.237    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[26]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)       -0.019    11.246    DAC0/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.223ns (4.119%)  route 5.191ns (95.881%))
  Logic Levels:           0  
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 11.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.038ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.503     4.038    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.223     4.261 r  ADC/ADC00_out_reg[8]/Q
                         net (fo=1, routed)           5.191     9.452    DAC0/D[8]
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.202    11.263    DAC0/clkD
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.214    11.477    
                         clock uncertainty           -0.186    11.291    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.019    11.272    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.223ns (4.029%)  route 5.311ns (95.971%))
  Logic Levels:           0  
  Clock Path Skew:        2.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.330     3.865    ADC/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC/ADC01_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     4.088 r  ADC/ADC01_out_reg[6]/Q
                         net (fo=1, routed)           5.311     9.400    DAC0/D[21]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.176    11.237    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[24]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)       -0.031    11.234    DAC0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 0.223ns (4.163%)  route 5.134ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.253ns = ( 11.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.498     4.033    ADC/clk_in
    SLICE_X1Y79          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.223     4.256 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=1, routed)           5.134     9.391    DAC0/D[4]
    SLICE_X0Y126         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.192    11.253    DAC0/clkD
    SLICE_X0Y126         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism              0.214    11.467    
                         clock uncertainty           -0.186    11.281    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.022    11.259    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.223ns (4.072%)  route 5.253ns (95.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.318     3.853    ADC/clk_in
    SLICE_X0Y169         FDRE                                         r  ADC/ADC01_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.223     4.076 r  ADC/ADC01_out_reg[5]/Q
                         net (fo=1, routed)           5.253     9.329    DAC0/D[20]
    SLICE_X0Y196         FDRE                                         r  DAC0/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.190    11.251    DAC0/clkD
    SLICE_X0Y196         FDRE                                         r  DAC0/data_in_reg[23]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X0Y196         FDRE (Setup_fdre_C_D)       -0.022    11.257    DAC0/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 0.223ns (4.088%)  route 5.232ns (95.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 11.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.325     3.860    ADC/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC/ADC01_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     4.083 r  ADC/ADC01_out_reg[1]/Q
                         net (fo=1, routed)           5.232     9.315    DAC0/D[16]
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.184    11.245    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[19]/C
                         clock pessimism              0.214    11.459    
                         clock uncertainty           -0.186    11.273    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)       -0.022    11.251    DAC0/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.223ns (4.118%)  route 5.192ns (95.882%))
  Logic Levels:           0  
  Clock Path Skew:        2.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.330     3.865    ADC/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC/ADC01_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     4.088 r  ADC/ADC01_out_reg[2]/Q
                         net (fo=1, routed)           5.192     9.280    DAC0/D[17]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.176    11.237    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[20]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)       -0.022    11.243    DAC0/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.223ns (4.120%)  route 5.190ns (95.880%))
  Logic Levels:           0  
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.247ns = ( 11.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y149         FDRE                                         r  ADC/ADC01_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC01_out_reg[10]/Q
                         net (fo=1, routed)           5.190     9.287    DAC0/D[25]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.186    11.247    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[28]/C
                         clock pessimism              0.214    11.461    
                         clock uncertainty           -0.186    11.275    
    SLICE_X0Y161         FDRE (Setup_fdre_C_D)       -0.019    11.256    DAC0/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  1.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.178ns (5.131%)  route 3.291ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y147         FDRE                                         r  ADC/ADC01_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC01_out_reg[4]/Q
                         net (fo=1, routed)           3.291     6.996    DAC0/D[19]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.101     6.949    DAC0/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.949    
                         arrival time                           6.996    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.178ns (5.075%)  route 3.330ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.872ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.186     3.507    ADC/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC/ADC01_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.178     3.685 r  ADC/ADC01_out_reg[9]/Q
                         net (fo=1, routed)           3.330     7.015    DAC0/D[24]
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.322     6.872    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[27]/C
                         clock pessimism             -0.214     6.658    
                         clock uncertainty            0.186     6.844    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.110     6.954    DAC0/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.954    
                         arrival time                           7.015    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.178ns (5.329%)  route 3.162ns (94.671%))
  Logic Levels:           0  
  Clock Path Skew:        2.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.871ns
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.362     3.683    ADC/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC/ADC00_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.178     3.861 r  ADC/ADC00_out_reg[12]/Q
                         net (fo=1, routed)           3.162     7.024    DAC0/D[12]
    SLICE_X0Y123         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y123         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.214     6.657    
                         clock uncertainty            0.186     6.843    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.108     6.951    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.951    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.178ns (5.323%)  route 3.166ns (94.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.889ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.375     3.696    ADC/clk_in
    SLICE_X1Y91          FDRE                                         r  ADC/ADC00_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.178     3.874 r  ADC/ADC00_out_reg[1]/Q
                         net (fo=1, routed)           3.166     7.040    DAC0/D[1]
    SLICE_X0Y148         FDRE                                         r  DAC0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.339     6.889    DAC0/clkD
    SLICE_X0Y148         FDRE                                         r  DAC0/data_in_reg[1]/C
                         clock pessimism             -0.214     6.675    
                         clock uncertainty            0.186     6.861    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.101     6.962    DAC0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.962    
                         arrival time                           7.040    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.178ns (5.073%)  route 3.330ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=1, routed)           3.330     7.036    DAC0/D[7]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.312     6.862    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.214     6.648    
                         clock uncertainty            0.186     6.834    
    SLICE_X0Y173         FDRE (Hold_fdre_C_D)         0.110     6.944    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.944    
                         arrival time                           7.036    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.178ns (5.288%)  route 3.188ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.371     3.692    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.178     3.870 r  ADC/ADC00_out_reg[2]/Q
                         net (fo=1, routed)           3.188     7.058    DAC0/D[2]
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.335     6.885    DAC0/clkD
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.214     6.671    
                         clock uncertainty            0.186     6.857    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.108     6.965    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.965    
                         arrival time                           7.058    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.178ns (5.276%)  route 3.196ns (94.724%))
  Logic Levels:           0  
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.371     3.692    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC00_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.178     3.870 r  ADC/ADC00_out_reg[6]/Q
                         net (fo=1, routed)           3.196     7.066    DAC0/D[6]
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.335     6.885    DAC0/clkD
    SLICE_X0Y138         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.214     6.671    
                         clock uncertainty            0.186     6.857    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.101     6.958    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.958    
                         arrival time                           7.066    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.178ns (5.023%)  route 3.365ns (94.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC/ADC00_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[15]/Q
                         net (fo=1, routed)           3.365     7.071    DAC0/D[15]
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.312     6.862    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.214     6.648    
                         clock uncertainty            0.186     6.834    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.108     6.942    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.942    
                         arrival time                           7.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.178ns (4.894%)  route 3.459ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.872ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.186     3.507    ADC/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC/ADC01_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.178     3.685 r  ADC/ADC01_out_reg[3]/Q
                         net (fo=1, routed)           3.459     7.144    DAC0/D[18]
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.322     6.872    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[21]/C
                         clock pessimism             -0.214     6.658    
                         clock uncertainty            0.186     6.844    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.101     6.945    DAC0/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.945    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.178ns (5.106%)  route 3.308ns (94.894%))
  Logic Levels:           0  
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.889ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.375     3.696    ADC/clk_in
    SLICE_X1Y91          FDRE                                         r  ADC/ADC00_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.178     3.874 r  ADC/ADC00_out_reg[3]/Q
                         net (fo=1, routed)           3.308     7.182    DAC0/D[3]
    SLICE_X0Y144         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.339     6.889    DAC0/clkD
    SLICE_X0Y144         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.214     6.675    
                         clock uncertainty            0.186     6.861    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.108     6.969    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.969    
                         arrival time                           7.182    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.223ns (3.255%)  route 6.628ns (96.745%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.511     4.046    ADC/clk_in
    SLICE_X0Y52          FDRE                                         r  ADC/ADC10_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  ADC/ADC10_out_reg[4]/Q
                         net (fo=1, routed)           6.628    10.897    DAC1/D[4]
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.206    12.263    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[4]/C
                         clock pessimism              0.214    12.477    
                         clock uncertainty           -0.186    12.291    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)       -0.019    12.272    DAC1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.223ns (3.338%)  route 6.457ns (96.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 12.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.510     4.045    ADC/clk_in
    SLICE_X0Y57          FDRE                                         r  ADC/ADC10_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.223     4.268 r  ADC/ADC10_out_reg[6]/Q
                         net (fo=1, routed)           6.457    10.725    DAC1/D[6]
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.202    12.259    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism              0.214    12.473    
                         clock uncertainty           -0.186    12.287    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.019    12.268    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 0.223ns (3.369%)  route 6.397ns (96.631%))
  Logic Levels:           0  
  Clock Path Skew:        3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.498     4.033    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.223     4.256 r  ADC/ADC10_out_reg[5]/Q
                         net (fo=1, routed)           6.397    10.653    DAC1/D[5]
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.190    12.247    DAC1/clkD
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.214    12.461    
                         clock uncertainty           -0.186    12.275    
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)       -0.031    12.244    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.223ns (3.401%)  route 6.334ns (96.599%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.511     4.046    ADC/clk_in
    SLICE_X0Y52          FDRE                                         r  ADC/ADC10_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  ADC/ADC10_out_reg[0]/Q
                         net (fo=1, routed)           6.334    10.603    DAC1/D[0]
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.206    12.263    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[0]/C
                         clock pessimism              0.214    12.477    
                         clock uncertainty           -0.186    12.291    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)       -0.022    12.269    DAC1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.223ns (3.350%)  route 6.433ns (96.650%))
  Logic Levels:           0  
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 12.591 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.671     4.206    ADC/clk_in
    SLICE_X0Y19          FDRE                                         r  ADC/ADC10_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.223     4.429 r  ADC/ADC10_out_reg[15]/Q
                         net (fo=1, routed)           6.433    10.862    DAC1/D[15]
    SLICE_X0Y27          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.534    12.591    DAC1/clkD
    SLICE_X0Y27          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.214    12.805    
                         clock uncertainty           -0.186    12.619    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.022    12.597    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.223ns (3.452%)  route 6.237ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.511     4.046    ADC/clk_in
    SLICE_X0Y52          FDRE                                         r  ADC/ADC10_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  ADC/ADC10_out_reg[2]/Q
                         net (fo=1, routed)           6.237    10.506    DAC1/D[2]
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.206    12.263    DAC1/clkD
    SLICE_X0Y103         FDRE                                         r  DAC1/data_in_reg[2]/C
                         clock pessimism              0.214    12.477    
                         clock uncertainty           -0.186    12.291    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)       -0.031    12.260    DAC1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.124ns (2.783%)  route 4.332ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 8.520 - 5.000 ) 
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.957     2.203    ADC/clk_in
    SLICE_X0Y4           FDRE                                         r  ADC/ADC10_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.124     2.327 r  ADC/ADC10_out_reg[14]/Q
                         net (fo=1, routed)           4.332     6.659    DAC1/D[14]
    SLICE_X0Y6           FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.697     6.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.717     8.520    DAC1/clkD
    SLICE_X0Y6           FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.147     8.667    
                         clock uncertainty           -0.186     8.481    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.006     8.487    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.223ns (3.574%)  route 6.016ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.241ns = ( 12.241 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.509     4.044    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  ADC/ADC10_out_reg[3]/Q
                         net (fo=1, routed)           6.016    10.283    DAC1/D[3]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.184    12.241    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/C
                         clock pessimism              0.214    12.455    
                         clock uncertainty           -0.186    12.269    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.031    12.238    DAC1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.223ns (3.693%)  route 5.815ns (96.307%))
  Logic Levels:           0  
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.241ns = ( 12.241 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.509     4.044    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  ADC/ADC10_out_reg[9]/Q
                         net (fo=1, routed)           5.815    10.083    DAC1/D[9]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.184    12.241    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.214    12.455    
                         clock uncertainty           -0.186    12.269    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.019    12.250    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.223ns (3.973%)  route 5.390ns (96.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.241ns = ( 12.241 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.509     4.044    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  ADC/ADC10_out_reg[1]/Q
                         net (fo=1, routed)           5.390     9.658    DAC1/D[1]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.184    12.241    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[1]/C
                         clock pessimism              0.214    12.455    
                         clock uncertainty           -0.186    12.269    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.022    12.247    DAC1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  2.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.178ns (4.095%)  route 4.169ns (95.905%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.376     3.697    ADC/clk_in
    SLICE_X0Y57          FDRE                                         r  ADC/ADC10_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.178     3.875 r  ADC/ADC10_out_reg[12]/Q
                         net (fo=1, routed)           4.169     8.044    DAC1/D[12]
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.214     7.687    
                         clock uncertainty            0.186     7.873    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.101     7.974    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.974    
                         arrival time                           8.044    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.178ns (4.064%)  route 4.202ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.376     3.697    ADC/clk_in
    SLICE_X0Y57          FDRE                                         r  ADC/ADC10_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.178     3.875 r  ADC/ADC10_out_reg[8]/Q
                         net (fo=1, routed)           4.202     8.077    DAC1/D[8]
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism             -0.214     7.687    
                         clock uncertainty            0.186     7.873    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.110     7.983    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.983    
                         arrival time                           8.077    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.178ns (4.053%)  route 4.214ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.376     3.697    ADC/clk_in
    SLICE_X0Y57          FDRE                                         r  ADC/ADC10_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.178     3.875 r  ADC/ADC10_out_reg[10]/Q
                         net (fo=1, routed)           4.214     8.089    DAC1/D[10]
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y112         FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism             -0.214     7.687    
                         clock uncertainty            0.186     7.873    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.108     7.981    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.981    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.178ns (3.885%)  route 4.404ns (96.115%))
  Logic Levels:           0  
  Clock Path Skew:        4.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.905ns
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367     3.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.178     3.866 r  ADC/ADC10_out_reg[13]/Q
                         net (fo=1, routed)           4.404     8.270    DAC1/D[13]
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism             -0.214     7.691    
                         clock uncertainty            0.186     7.877    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.108     7.985    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.270    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.178ns (3.800%)  route 4.506ns (96.200%))
  Logic Levels:           0  
  Clock Path Skew:        3.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.896ns
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367     3.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.178     3.866 r  ADC/ADC10_out_reg[11]/Q
                         net (fo=1, routed)           4.506     8.372    DAC1/D[11]
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.330     7.896    DAC1/clkD
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.214     7.682    
                         clock uncertainty            0.186     7.868    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.108     7.976    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.976    
                         arrival time                           8.372    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 0.178ns (3.777%)  route 4.534ns (96.223%))
  Logic Levels:           0  
  Clock Path Skew:        3.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.896ns
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.367     3.688    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.178     3.866 r  ADC/ADC10_out_reg[7]/Q
                         net (fo=1, routed)           4.534     8.400    DAC1/D[7]
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.330     7.896    DAC1/clkD
    SLICE_X0Y151         FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism             -0.214     7.682    
                         clock uncertainty            0.186     7.868    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.110     7.978    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.978    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.178ns (3.778%)  route 4.533ns (96.222%))
  Logic Levels:           0  
  Clock Path Skew:        3.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.888ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.375     3.696    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.178     3.874 r  ADC/ADC10_out_reg[1]/Q
                         net (fo=1, routed)           4.533     8.407    DAC1/D[1]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.322     7.888    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[1]/C
                         clock pessimism             -0.214     7.674    
                         clock uncertainty            0.186     7.860    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.108     7.968    DAC1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.968    
                         arrival time                           8.407    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.178ns (3.484%)  route 4.930ns (96.516%))
  Logic Levels:           0  
  Clock Path Skew:        3.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.888ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.375     3.696    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.178     3.874 r  ADC/ADC10_out_reg[9]/Q
                         net (fo=1, routed)           4.930     8.804    DAC1/D[9]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.322     7.888    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism             -0.214     7.674    
                         clock uncertainty            0.186     7.860    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.110     7.970    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.970    
                         arrival time                           8.804    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.100ns (3.022%)  route 3.209ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.664     1.763    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     1.863 r  ADC/ADC10_out_reg[3]/Q
                         net (fo=1, routed)           3.209     5.072    DAC1/D[3]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.798     4.069    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/C
                         clock pessimism             -0.147     3.922    
                         clock uncertainty            0.186     4.108    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.038     4.146    DAC1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.178ns (3.225%)  route 5.341ns (96.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.248ns
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.547     3.868    ADC/clk_in
    SLICE_X0Y4           FDRE                                         r  ADC/ADC10_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.178     4.046 r  ADC/ADC10_out_reg[14]/Q
                         net (fo=1, routed)           5.341     9.387    DAC1/D[14]
    SLICE_X0Y6           FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.682     8.248    DAC1/clkD
    SLICE_X0Y6           FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism             -0.214     8.034    
                         clock uncertainty            0.186     8.220    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.108     8.328    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.328    
                         arrival time                           9.387    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.259ns (4.549%)  route 5.434ns (95.451%))
  Logic Levels:           0  
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         5.434     9.674    ADC/rst_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.817    
                         clock uncertainty           -0.194    16.624    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.181    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.181    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.259ns (4.765%)  route 5.176ns (95.235%))
  Logic Levels:           0  
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         5.176     9.415    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.309ns (5.928%)  route 4.903ns (94.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.337     3.872    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.223     4.095 r  ADC/FR0_out_reg[6]/Q
                         net (fo=1, routed)           2.192     6.288    ADC/FR0_out[6]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.043     6.331 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           2.711     9.042    ADC/BS_state0_i_2_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I3_O)        0.043     9.085 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.085    ADC/BS_state0_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.204    16.259    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.034    16.314    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.314    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.259ns (5.263%)  route 4.662ns (94.737%))
  Logic Levels:           0  
  Clock Path Skew:        2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         4.662     8.901    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.808    
                         clock uncertainty           -0.194    16.615    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.172    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.172    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.259ns (5.418%)  route 4.521ns (94.582%))
  Logic Levels:           0  
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         4.521     8.760    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.259ns (6.296%)  route 3.855ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.855     8.094    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.475    
                         clock uncertainty           -0.194    16.282    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.839    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.839    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.259ns (6.405%)  route 3.785ns (93.595%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.785     8.024    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.474    
                         clock uncertainty           -0.194    16.281    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.838    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.259ns (6.628%)  route 3.649ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.649     7.888    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.470    
                         clock uncertainty           -0.194    16.277    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.834    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.834    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.182ns (6.389%)  route 2.666ns (93.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.844     2.090    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.147     2.237 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         2.666     4.904    ADC/rst_in
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.035     4.939 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.939    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593    11.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    11.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557    12.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612    12.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.147    13.084    
                         clock uncertainty           -0.194    12.891    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.032    12.923    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.183ns (6.422%)  route 2.666ns (93.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.844     2.090    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.147     2.237 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         2.666     4.904    ADC/rst_in
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.036     4.940 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     4.940    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.593    11.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    11.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557    12.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.325 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.612    12.937    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.147    13.084    
                         clock uncertainty           -0.194    12.891    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)        0.049    12.940    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  8.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.250ns (7.034%)  route 3.304ns (92.966%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.204     3.525    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.178     3.703 r  ADC/FR0_out_reg[7]/Q
                         net (fo=1, routed)           1.403     5.106    ADC/FR0_out[7]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.036     5.142 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           1.901     7.043    ADC/BS_state0_i_3_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.036     7.079 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.079    ADC/BS_state0_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.079    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.242ns (6.826%)  route 3.303ns (93.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.303     7.145    ADC/rst_in
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.036     7.181 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     7.181    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.153     7.014    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -7.014    
                         arrival time                           7.181    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.206ns (6.285%)  route 3.072ns (93.715%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.072     6.913    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.332     6.876    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.194     6.856    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.710    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.710    
                         arrival time                           6.913    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.242ns (6.615%)  route 3.416ns (93.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.416     7.258    ADC/rst_in
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.036     7.294 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.294    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.250ns (6.819%)  route 3.416ns (93.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.416     7.258    ADC/rst_in
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.044     7.302 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.302    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.337     6.881    ADC/clk_div
    SLICE_X0Y141         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.160     7.021    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.021    
                         arrival time                           7.302    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.206ns (6.077%)  route 3.184ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.882ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.184     7.025    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.338     6.882    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.668    
                         clock uncertainty            0.194     6.862    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.716    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.716    
                         arrival time                           7.025    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.206ns (5.971%)  route 3.244ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        3.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.244     7.085    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.339     6.883    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.669    
                         clock uncertainty            0.194     6.863    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.717    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.717    
                         arrival time                           7.085    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.206ns (5.153%)  route 3.792ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        3.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.224ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.792     7.633    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.010    
                         clock uncertainty            0.194     7.204    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.058    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.633    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.206ns (5.006%)  route 3.909ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        3.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.217ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.909     7.750    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.003    
                         clock uncertainty            0.194     7.197    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.051    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.051    
                         arrival time                           7.750    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.118ns (3.972%)  route 2.853ns (96.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         2.853     4.696    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=11, routed)          0.955     3.704    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.557    
                         clock uncertainty            0.194     3.751    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.652    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  1.044    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.259ns (15.383%)  route 1.425ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.425     5.664    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X4Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.259ns (15.383%)  route 1.425ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.425     5.664    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X4Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.259ns (15.383%)  route 1.425ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.425     5.664    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X4Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.259ns (15.383%)  route 1.425ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.425     5.664    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X4Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.259ns (15.402%)  route 1.423ns (84.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.423     5.662    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X5Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.259ns (15.402%)  route 1.423ns (84.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.423     5.662    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X5Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.259ns (15.402%)  route 1.423ns (84.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.423     5.662    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X5Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.259ns (15.402%)  route 1.423ns (84.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.423     5.662    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X5Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.259ns (15.402%)  route 1.423ns (84.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.423     5.662    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y79          FDCE                                         f  DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.365    13.686    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X5Y79          FDCE                                         r  DAC0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.212    13.741    DAC0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.259ns (16.308%)  route 1.329ns (83.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 13.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.445     3.980    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.259     4.239 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         1.329     5.569    DAC0/rst_in
    SLICE_X0Y76          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.363    13.684    DAC0/CLK
    SLICE_X0Y76          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.302    13.986    
                         clock uncertainty           -0.035    13.951    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.212    13.739    DAC0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  8.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.118ns (28.597%)  route 0.295ns (71.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.295     2.138    DAC1/rst_in
    SLICE_X5Y70          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.873     2.119    DAC1/CLK
    SLICE_X5Y70          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.335     1.784    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.069     1.715    DAC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.118ns (28.597%)  route 0.295ns (71.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.295     2.138    DAC1/rst_in
    SLICE_X5Y70          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.873     2.119    DAC1/CLK
    SLICE_X5Y70          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.335     1.784    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.069     1.715    DAC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.718%)  route 0.324ns (73.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.324     2.167    ADC/rst_in
    SLICE_X4Y69          FDPE                                         f  ADC/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.874     2.120    ADC/clk_in
    SLICE_X4Y69          FDPE                                         r  ADC/counter_f_reg[1]/C
                         clock pessimism             -0.335     1.785    
    SLICE_X4Y69          FDPE (Remov_fdpe_C_PRE)     -0.072     1.713    ADC/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.718%)  route 0.324ns (73.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.324     2.167    ADC/rst_in
    SLICE_X4Y69          FDPE                                         f  ADC/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.874     2.120    ADC/clk_in
    SLICE_X4Y69          FDPE                                         r  ADC/counter_f_reg[3]/C
                         clock pessimism             -0.335     1.785    
    SLICE_X4Y69          FDPE (Remov_fdpe_C_PRE)     -0.072     1.713    ADC/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.718%)  route 0.324ns (73.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.324     2.167    ADC/rst_in
    SLICE_X4Y69          FDPE                                         f  ADC/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.874     2.120    ADC/clk_in
    SLICE_X4Y69          FDPE                                         r  ADC/counter_f_reg[4]/C
                         clock pessimism             -0.335     1.785    
    SLICE_X4Y69          FDPE (Remov_fdpe_C_PRE)     -0.072     1.713    ADC/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[5]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.718%)  route 0.324ns (73.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.324     2.167    ADC/rst_in
    SLICE_X4Y69          FDPE                                         f  ADC/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.874     2.120    ADC/clk_in
    SLICE_X4Y69          FDPE                                         r  ADC/counter_f_reg[5]/C
                         clock pessimism             -0.335     1.785    
    SLICE_X4Y69          FDPE (Remov_fdpe_C_PRE)     -0.072     1.713    ADC/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.118ns (24.055%)  route 0.373ns (75.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.373     2.216    ADC/rst_in
    SLICE_X6Y67          FDCE                                         f  ADC/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.876     2.122    ADC/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.335     1.787    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.050     1.737    ADC/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.118ns (24.055%)  route 0.373ns (75.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.373     2.216    ADC/rst_in
    SLICE_X6Y67          FDCE                                         f  ADC/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.876     2.122    ADC/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.335     1.787    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.050     1.737    ADC/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.118ns (23.759%)  route 0.379ns (76.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.379     2.222    ADC/rst_in
    SLICE_X6Y66          FDCE                                         f  ADC/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.877     2.123    ADC/clk_in
    SLICE_X6Y66          FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.335     1.788    
    SLICE_X6Y66          FDCE (Remov_fdce_C_CLR)     -0.050     1.738    ADC/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.118ns (24.055%)  route 0.373ns (75.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=224, routed)         0.626     1.725    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.118     1.843 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         0.373     2.216    ADC/rst_in
    SLICE_X7Y67          FDCE                                         f  ADC/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.876     2.122    ADC/clk_in
    SLICE_X7Y67          FDCE                                         r  ADC/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.335     1.787    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.069     1.718    ADC/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.147ns (4.974%)  route 2.808ns (95.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 8.062 - 5.000 ) 
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=224, routed)         0.844     2.090    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.147     2.237 f  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         2.808     5.045    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 f  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.099 f  BUFG_clk100/O
                         net (fo=224, routed)         0.593     6.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.742 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.557     7.299    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.325 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           0.737     8.062    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.147     8.209    
                         clock uncertainty           -0.194     8.016    
    OLOGIC_X0Y42         ODDR (Recov_oddr_C_R)       -0.112     7.904    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  2.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.206ns (5.360%)  route 3.637ns (94.640%))
  Logic Levels:           0  
  Clock Path Skew:        3.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.344ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=224, routed)         1.314     3.635    startup_reset/CLK
    SLICE_X8Y69          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.206     3.841 r  startup_reset/rst_in_reg/Q
                         net (fo=196, routed)         3.637     7.478    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=224, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.436     5.451    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.800     7.344    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.214     7.130    
                         clock uncertainty            0.194     7.324    
    OLOGIC_X0Y42         ODDR (Remov_oddr_C_R)        0.000     7.324    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -7.324    
                         arrival time                           7.478    
  -------------------------------------------------------------------
                         slack                                  0.154    





