--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point count_int_3 (SLICE_X58Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.AQ      Tcko                  0.408   count_int<3>
                                                       count_int_0
    SLICE_X58Y95.D1      net (fanout=5)        0.638   count_int<0>
    SLICE_X58Y95.CLK     Tas                   0.341   count_int<3>
                                                       Result<3>1
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.749ns logic, 0.638ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point count_int_1 (SLICE_X58Y95.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_0 (FF)
  Destination:          count_int_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_0 to count_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.AQ      Tcko                  0.408   count_int<3>
                                                       count_int_0
    SLICE_X58Y95.B2      net (fanout=5)        0.476   count_int<0>
    SLICE_X58Y95.CLK     Tas                   0.341   count_int<3>
                                                       Result<1>1
                                                       count_int_1
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.749ns logic, 0.476ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point count_int_3 (SLICE_X58Y95.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_2 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_int_2 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.CQ      Tcko                  0.408   count_int<3>
                                                       count_int_2
    SLICE_X58Y95.D2      net (fanout=3)        0.458   count_int<2>
    SLICE_X58Y95.CLK     Tas                   0.341   count_int<3>
                                                       Result<3>1
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.749ns logic, 0.458ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_int_3 (SLICE_X58Y95.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_3 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 40.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_3 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.DQ      Tcko                  0.200   count_int<3>
                                                       count_int_3
    SLICE_X58Y95.D6      net (fanout=2)        0.027   count_int<3>
    SLICE_X58Y95.CLK     Tah         (-Th)    -0.190   count_int<3>
                                                       Result<3>1
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point count_int_0 (SLICE_X58Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_0 (FF)
  Destination:          count_int_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 40.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_0 to count_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.AQ      Tcko                  0.200   count_int<3>
                                                       count_int_0
    SLICE_X58Y95.A6      net (fanout=5)        0.044   count_int<0>
    SLICE_X58Y95.CLK     Tah         (-Th)    -0.190   count_int<3>
                                                       Result<0>1_INV_0
                                                       count_int_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point count_int_2 (SLICE_X58Y95.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_2 (FF)
  Destination:          count_int_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 40.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_2 to count_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.CQ      Tcko                  0.200   count_int<3>
                                                       count_int_2
    SLICE_X58Y95.C5      net (fanout=3)        0.072   count_int<2>
    SLICE_X58Y95.CLK     Tah         (-Th)    -0.190   count_int<3>
                                                       Result<2>1
                                                       count_int_2
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.390ns logic, 0.072ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_BUFGP/BUFG/I0
  Logical resource: CLOCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_int<3>/CLK
  Logical resource: count_int_0/CK
  Location pin: SLICE_X58Y95.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_int<3>/CLK
  Logical resource: count_int_1/CK
  Location pin: SLICE_X58Y95.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    1.422|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 11 15:45:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



