# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.16

ramulator/CMakeFiles/ramulator.dir/ALDRAM.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/Cache.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Cache.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/Cache.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/Config.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
ramulator/CMakeFiles/ramulator.dir/Controller.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Controller.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/Controller.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Refresh.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Scheduler.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.h
ramulator/CMakeFiles/ramulator.dir/DDR3.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR3.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/DDR4.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR4.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/DSARP.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/GDDR5.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/GDDR5.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/GDDR5.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/HBM.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/HBM.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/HBM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/LPDDR3.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR3.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/LPDDR4.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR4.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/MemoryFactory.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Controller.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/GDDR5.h
 /home/trevorweg/CSE220/scarab/src/ramulator/HBM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Memory.h
 /home/trevorweg/CSE220/scarab/src/ramulator/MemoryFactory.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/MemoryFactory.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Refresh.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Scheduler.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SpeedyController.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO2.h
ramulator/CMakeFiles/ramulator.dir/Processor.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Cache.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Controller.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/GDDR5.h
 /home/trevorweg/CSE220/scarab/src/ramulator/HBM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Memory.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Processor.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/Processor.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Refresh.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Scheduler.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SpeedyController.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO2.h
ramulator/CMakeFiles/ramulator.dir/Refresh.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Controller.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Refresh.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/Refresh.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Scheduler.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.h
ramulator/CMakeFiles/ramulator.dir/SALP.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
ramulator/CMakeFiles/ramulator.dir/ScarabWrapper.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/ALDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Controller.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DSARP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/GDDR5.h
 /home/trevorweg/CSE220/scarab/src/ramulator/HBM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR3.h
 /home/trevorweg/CSE220/scarab/src/ramulator/LPDDR4.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Memory.h
 /home/trevorweg/CSE220/scarab/src/ramulator/MemoryFactory.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Refresh.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SALP.h
 /home/trevorweg/CSE220/scarab/src/ramulator/ScarabWrapper.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/ScarabWrapper.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Scheduler.h
 /home/trevorweg/CSE220/scarab/src/ramulator/SpeedyController.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO2.h
ramulator/CMakeFiles/ramulator.dir/StatType.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
ramulator/CMakeFiles/ramulator.dir/TLDRAM.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/TLDRAM.h
ramulator/CMakeFiles/ramulator.dir/WideIO.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/Config.h
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO.h
ramulator/CMakeFiles/ramulator.dir/WideIO2.cpp.o
 /home/trevorweg/CSE220/scarab/src/ramulator/DRAM.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Request.h
 /home/trevorweg/CSE220/scarab/src/ramulator/StatType.h
 /home/trevorweg/CSE220/scarab/src/ramulator/Statistics.h
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO2.cpp
 /home/trevorweg/CSE220/scarab/src/ramulator/WideIO2.h
