lib_name: bag_digital_ec
cell_name: delay_line_mux
pins: [ "VDD", "VSS", "in", "delay", "out" ]
instances:
  XCELL:
    lib_name: bag_digital_ec
    cell_name: delay_cell_mux
    instpins:
      in:
        direction: input
        net_name: "in"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      delay:
        direction: input
        net_name: "delay"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
