{
  "DESIGN_NAME": "dig",
  "VERILOG_FILES": ["dir::dig.v"],
  "CLOCK_PERIOD": 30,
  "CLOCK_PORT": "clk",
  "FP_PIN_ORDER_CFG" : "dir::pins.cfg",
  "DECAP_CELL" : ["sky130_fd_sc_hd__decap_8", "sky130_fd_sc_hd__decap_6", "sky130_fd_sc_hd__decap_4", "sky130_fd_sc_hd__decap_3"],
  "FP_SIZING" : "absolute",
  "FP_IO_HTHICKNESS_MULT" : 1 ,
  "FP_IO_HLENGTH" : "0.3" ,
  "DIE_AREA" : [0,0,33,120]

}
