# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Homework1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/Homework1 {X:/Graduate/ECEN5863/Homework1/Homework1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:28 on Sep 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/Homework1" X:/Graduate/ECEN5863/Homework1/Homework1.v 
# -- Compiling module Homework1
# 
# Top level modules:
# 	Homework1
# End time: 16:29:28 on Sep 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/Homework1 {X:/Graduate/ECEN5863/Homework1/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:28 on Sep 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/Homework1" X:/Graduate/ECEN5863/Homework1/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:29:28 on Sep 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:29:30 on Sep 03,2023
# Loading work.tb
# Loading work.Homework1
# ** Error: (vsim-3033) X:/Graduate/ECEN5863/Homework1/Homework1.v(73): Instantiation of 'Homework1_1BitAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: X:/Graduate/ECEN5863/Homework1/Homework1.v
#         Searched libraries:
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera
#             X:/Quartus18.1/modelsim_ase/altera/verilog/220model
#             X:/Quartus18.1/modelsim_ase/altera/verilog/sgate
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_mf
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_lnsim
#             X:/Quartus18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) X:/Graduate/ECEN5863/Homework1/Homework1.v(81): Instantiation of 'Homework1_1BitAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: X:/Graduate/ECEN5863/Homework1/Homework1.v
#         Searched libraries:
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera
#             X:/Quartus18.1/modelsim_ase/altera/verilog/220model
#             X:/Quartus18.1/modelsim_ase/altera/verilog/sgate
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_mf
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_lnsim
#             X:/Quartus18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) X:/Graduate/ECEN5863/Homework1/Homework1.v(89): Instantiation of 'Homework1_1BitAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: X:/Graduate/ECEN5863/Homework1/Homework1.v
#         Searched libraries:
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera
#             X:/Quartus18.1/modelsim_ase/altera/verilog/220model
#             X:/Quartus18.1/modelsim_ase/altera/verilog/sgate
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_mf
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_lnsim
#             X:/Quartus18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) X:/Graduate/ECEN5863/Homework1/Homework1.v(97): Instantiation of 'Homework1_1BitAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: X:/Graduate/ECEN5863/Homework1/Homework1.v
#         Searched libraries:
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera
#             X:/Quartus18.1/modelsim_ase/altera/verilog/220model
#             X:/Quartus18.1/modelsim_ase/altera/verilog/sgate
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_mf
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_lnsim
#             X:/Quartus18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) X:/Graduate/ECEN5863/Homework1/Homework1.v(105): Instantiation of 'Homework1_1BitAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: X:/Graduate/ECEN5863/Homework1/Homework1.v
#         Searched libraries:
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera
#             X:/Quartus18.1/modelsim_ase/altera/verilog/220model
#             X:/Quartus18.1/modelsim_ase/altera/verilog/sgate
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_mf
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_lnsim
#             X:/Quartus18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) X:/Graduate/ECEN5863/Homework1/Homework1.v(113): Instantiation of 'Homework1_1BitAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: X:/Graduate/ECEN5863/Homework1/Homework1.v
#         Searched libraries:
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera
#             X:/Quartus18.1/modelsim_ase/altera/verilog/220model
#             X:/Quartus18.1/modelsim_ase/altera/verilog/sgate
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_mf
#             X:/Quartus18.1/modelsim_ase/altera/verilog/altera_lnsim
#             X:/Quartus18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
#             X:/Graduate/ECEN5863/Homework1/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Homework1_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 17:27:31 on Sep 04,2023, Elapsed time: 24:58:01
# Errors: 6, Warnings: 0
