C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt"   -part iCE40LP1K  -package QN84    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\synlog\report\SBCTI22_fpga_mapper.xml"  -flow mapping  -multisrs  -oedif  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.edf"   -autoconstraint  -freq 1.000   "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\synwork\SBCTI22_prem.srd"  -sap  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.sap"  -otap  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.tap"  -omap  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.map"  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.sap"  -ologparam  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\syntmp\SBCTI22.plg"  -osyn  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.srm"  -prjdir  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\"  -prjname  SBCTI22_syn  -log  "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\synlog\SBCTI22_fpga_mapper.srr" 
rc:1 success:1 runtime:10
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.edf|io:o|time:1649690711|size:826160|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\synwork\SBCTI22_prem.srd|io:i|time:1649690702|size:49025|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.sap|io:o|time:1649690702|size:4455|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.tap|io:o|time:0|size:0|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.map|io:o|time:1649690712|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1649688839|size:224837|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.sap|io:o|time:1649690702|size:4455|exec:0
file:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\syntmp\SBCTI22.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\SBCTI22.srm|io:o|time:1649690711|size:19750|exec:0
file:C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22\SBCTI22_Implmnt\synlog\SBCTI22_fpga_mapper.srr|io:o|time:1649690712|size:927819|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1649688837|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1649688838|size:32355840|exec:1
