

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2'
================================================================
* Date:           Tue Jul 26 16:54:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.040 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1022|     1022|  10.629 us|  10.629 us|  1022|  1022|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_1_VITIS_LOOP_214_2  |     1020|     1020|        14|          1|          1|  1008|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    365|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     543|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     705|    727|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U92   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_3ns_2_11_1_U91  |urem_7ns_3ns_2_11_1  |        0|   0|  162|  102|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0|  162|  153|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln213_1_fu_160_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln213_fu_172_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln214_fu_252_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln219_1_fu_289_p2     |         +|   0|  0|  12|          12|           4|
    |add_ln219_2_fu_294_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln219_3_fu_305_p2     |         +|   0|  0|  12|          12|           5|
    |add_ln219_4_fu_310_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln219_fu_279_p2       |         +|   0|  0|  12|          12|          12|
    |empty_36_fu_328_p2        |         +|   0|  0|  14|           9|           9|
    |sub_ln219_fu_220_p2       |         -|   0|  0|  12|          12|          12|
    |icmp_ln1548_1_fu_366_p2   |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln1548_2_fu_376_p2   |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln1548_fu_354_p2     |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln213_fu_154_p2      |      icmp|   0|  0|  11|          10|           6|
    |icmp_ln214_fu_178_p2      |      icmp|   0|  0|  10|           7|           3|
    |icmp_ln215_fu_338_p2      |      icmp|   0|  0|   8|           2|           1|
    |select_ln213_1_fu_192_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln213_fu_184_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln215_fu_347_p3    |    select|   0|  0|  35|           1|           1|
    |select_ln220_1_fu_370_p3  |    select|   0|  0|  35|           1|          35|
    |select_ln220_2_fu_381_p3  |    select|   0|  0|  35|           1|          35|
    |select_ln220_fu_359_p3    |    select|   0|  0|  35|           1|          35|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 365|         233|         297|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_p_load               |   9|          2|   35|         70|
    |d_fu_78                               |   9|          2|    4|          8|
    |i_fu_74                               |   9|          2|    7|         14|
    |indvar_flatten_fu_82                  |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   79|        158|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv1_load_1_reg_477               |  35|   0|   35|          0|
    |conv1_load_2_reg_483               |  35|   0|   35|          0|
    |conv1_load_reg_471                 |  35|   0|   35|          0|
    |d_fu_78                            |   4|   0|    4|          0|
    |empty_36_reg_466                   |   9|   0|    9|          0|
    |empty_fu_70                        |  35|   0|   35|          0|
    |i_fu_74                            |   7|   0|    7|          0|
    |icmp_ln215_reg_489                 |   1|   0|    1|          0|
    |indvar_flatten_fu_82               |  10|   0|   10|          0|
    |select_ln213_1_reg_433             |   4|   0|    4|          0|
    |select_ln220_2_reg_500             |  35|   0|   35|          0|
    |select_ln220_reg_494               |  35|   0|   35|          0|
    |sub_ln219_reg_439                  |   9|   0|   12|          3|
    |tmp_reg_446                        |   6|   0|    6|          0|
    |conv1_load_1_reg_477               |  64|  32|   35|          0|
    |conv1_load_2_reg_483               |  64|  32|   35|          0|
    |conv1_load_reg_471                 |  64|  32|   35|          0|
    |empty_36_reg_466                   |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 543| 128|  404|          3|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2|  return value|
|conv1_address0     |  out|   12|   ap_memory|                                                  conv1|         array|
|conv1_ce0          |  out|    1|   ap_memory|                                                  conv1|         array|
|conv1_q0           |   in|   35|   ap_memory|                                                  conv1|         array|
|conv1_address1     |  out|   12|   ap_memory|                                                  conv1|         array|
|conv1_ce1          |  out|    1|   ap_memory|                                                  conv1|         array|
|conv1_q1           |   in|   35|   ap_memory|                                                  conv1|         array|
|conv1_address2     |  out|   12|   ap_memory|                                                  conv1|         array|
|conv1_ce2          |  out|    1|   ap_memory|                                                  conv1|         array|
|conv1_q2           |   in|   35|   ap_memory|                                                  conv1|         array|
|max1_V_0_address0  |  out|    9|   ap_memory|                                               max1_V_0|         array|
|max1_V_0_ce0       |  out|    1|   ap_memory|                                               max1_V_0|         array|
|max1_V_0_we0       |  out|    1|   ap_memory|                                               max1_V_0|         array|
|max1_V_0_d0        |  out|   35|   ap_memory|                                               max1_V_0|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+

