Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 20:29:46 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[ALU_FUNC][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[ALU_FUNC][3]/CK (DFFS_X1)       0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[ALU_FUNC][3]/Q (DFFS_X1)        0.10       0.10 r
  U_CU/CTRL_WORD[ALU_FUNC][3] (CU)                        0.00       0.10 r
  U_DATAPATH/CTRL_WORD[ALU_FUNC][3] (DATAPATH)            0.00       0.10 r
  U_DATAPATH/U_ALU/FUNC[3] (ALU_DATA_W32)                 0.00       0.10 r
  U_DATAPATH/U_ALU/U102/ZN (NOR2_X1)                      0.03       0.14 f
  U_DATAPATH/U_ALU/U103/ZN (AND2_X1)                      0.04       0.18 f
  U_DATAPATH/U_ALU/U108/ZN (NAND2_X1)                     0.03       0.21 r
  U_DATAPATH/U_ALU/U73/ZN (AND4_X1)                       0.07       0.27 r
  U_DATAPATH/U_ALU/U144/ZN (AND4_X1)                      0.06       0.34 r
  U_DATAPATH/U_ALU/U795/ZN (OAI22_X1)                     0.04       0.38 f
  U_DATAPATH/U_ALU/P4_ADDER_U/B[0] (P4_ADDER_NBIT32)      0.00       0.38 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/B[0] (CARRY_GENERATOR_NBIT32_NBIT_PER_BLOCK4)
                                                          0.00       0.38 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_PG_PRIM_0/B (PG_PRIM_0)
                                                          0.00       0.38 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_PG_PRIM_0/U2/Z (XOR2_X1)
                                                          0.08       0.46 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_PG_PRIM_0/P (PG_PRIM_0)
                                                          0.00       0.46 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_RXMOST_PG_PRIM_IS_GG_UNIT_0/P_CURRENT (GG_0)
                                                          0.00       0.46 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_RXMOST_PG_PRIM_IS_GG_UNIT_0/U1/ZN (AOI21_X1)
                                                          0.05       0.50 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_RXMOST_PG_PRIM_IS_GG_UNIT_0/U2/ZN (INV_X1)
                                                          0.03       0.53 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_RXMOST_PG_PRIM_IS_GG_UNIT_0/G (GG_0)
                                                          0.00       0.53 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_1_1/G_PREV (GG_36)
                                                          0.00       0.53 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_1_1/U2/ZN (AOI21_X1)
                                                          0.04       0.57 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_1_1/U1/ZN (INV_X1)
                                                          0.03       0.60 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_1_1/G (GG_36)
                                                          0.00       0.60 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_2_3/G_PREV (GG_20)
                                                          0.00       0.60 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_2_3/U2/ZN (AOI21_X1)
                                                          0.04       0.64 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_2_3/U1/ZN (INV_X1)
                                                          0.03       0.67 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_BKBONE_GG_UNIT_2_3/G (GG_20)
                                                          0.00       0.67 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_1_7/G_PREV (GG_12)
                                                          0.00       0.67 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_1_7/U2/ZN (AOI21_X1)
                                                          0.04       0.71 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_1_7/U1/ZN (INV_X1)
                                                          0.03       0.74 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_1_7/G (GG_12)
                                                          0.00       0.74 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_2_15/G_PREV (GG_7)
                                                          0.00       0.74 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_2_15/U1/ZN (AOI21_X1)
                                                          0.04       0.78 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_2_15/U2/ZN (INV_X1)
                                                          0.04       0.82 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_2_15/G (GG_7)
                                                          0.00       0.82 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_3_27/G_PREV (GG_2)
                                                          0.00       0.82 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_3_27/U1/ZN (AOI21_X1)
                                                          0.05       0.87 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_3_27/U2/ZN (INV_X1)
                                                          0.04       0.91 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/U_LF_GG_UNIT_3_27/G (GG_2)
                                                          0.00       0.91 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_CARRY_GENERATOR/CO[6] (CARRY_GENERATOR_NBIT32_NBIT_PER_BLOCK4)
                                                          0.00       0.91 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_SUM_GENERATOR/Ci[6] (SUM_GENERATOR_NBIT_PER_BLOCK4_NBLOCKS7)
                                                          0.00       0.91 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_SUM_GENERATOR/U_CSB_7/Cin (CSB_NBIT4_1)
                                                          0.00       0.91 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_SUM_GENERATOR/U_CSB_7/U6/ZN (AOI22_X1)
                                                          0.07       0.98 r
  U_DATAPATH/U_ALU/P4_ADDER_U/U_SUM_GENERATOR/U_CSB_7/U7/ZN (INV_X1)
                                                          0.03       1.00 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_SUM_GENERATOR/U_CSB_7/S[0] (CSB_NBIT4_1)
                                                          0.00       1.00 f
  U_DATAPATH/U_ALU/P4_ADDER_U/U_SUM_GENERATOR/S[24] (SUM_GENERATOR_NBIT_PER_BLOCK4_NBLOCKS7)
                                                          0.00       1.00 f
  U_DATAPATH/U_ALU/P4_ADDER_U/S[28] (P4_ADDER_NBIT32)     0.00       1.00 f
  U_DATAPATH/U_ALU/U91/ZN (AOI222_X1)                     0.07       1.07 r
  U_DATAPATH/U_ALU/U74/ZN (NAND2_X1)                      0.04       1.11 f
  U_DATAPATH/U_ALU/RES[28] (ALU_DATA_W32)                 0.00       1.11 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[28] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       1.11 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U8/ZN (INV_X1)              0.03       1.14 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U6/ZN (OAI22_X1)            0.03       1.17 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[28]/D (DFFR_X1)
                                                          0.01       1.18 f
  data arrival time                                                  1.18

  clock CLK (rise edge)                                   1.17       1.17
  clock network delay (ideal)                             0.00       1.17
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[28]/CK (DFFR_X1)
                                                          0.00       1.17 r
  library setup time                                     -0.04       1.13
  data required time                                                 1.13
  --------------------------------------------------------------------------
  data required time                                                 1.13
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
