// Seed: 1571057052
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input wire id_6,
    output wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    output tri1 id_12,
    output wor id_13
    , id_26,
    output supply1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input supply0 id_18
    , id_27,
    output supply1 id_19,
    output tri id_20,
    input supply1 id_21,
    input wor id_22,
    input tri id_23,
    output uwire id_24
    , id_28
);
  wire id_29, id_30, id_31;
  assign id_12 = id_27;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input uwire id_6
    , id_32,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    output tri0 id_10,
    output wor id_11,
    input wor id_12,
    output supply0 id_13,
    input wand id_14,
    input wand id_15,
    input tri0 id_16,
    output tri0 id_17,
    input tri id_18,
    output tri id_19,
    input wor id_20,
    output uwire id_21,
    input wor id_22,
    input uwire id_23,
    output uwire id_24,
    input tri id_25,
    output supply1 id_26,
    input tri id_27,
    input tri1 id_28,
    output tri id_29,
    output wire id_30
);
  wire id_33;
  module_0(
      id_4,
      id_22,
      id_7,
      id_4,
      id_9,
      id_10,
      id_6,
      id_26,
      id_16,
      id_15,
      id_16,
      id_29,
      id_11,
      id_11,
      id_26,
      id_24,
      id_15,
      id_18,
      id_22,
      id_24,
      id_10,
      id_15,
      id_25,
      id_14,
      id_30
  );
  wire id_34, id_35;
endmodule
