########################################
#   SVC Lab. Systolic Array Project    #
########################################

systolic directory for proposed Systolic Array Design.

uart directory for UART module to test the proposed desin on FPGA environment.

Written by Siyeol Lee / INU.ISE
