// Seed: 2675875685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 'h0 &  1 : 1] id_23;
endmodule
module module_1 #(
    parameter id_0  = 32'd72,
    parameter id_15 = 32'd41,
    parameter id_17 = 32'd16,
    parameter id_4  = 32'd52
) (
    input wor _id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri _id_4,
    input wire id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wand id_12,
    output wor id_13,
    output wor id_14,
    input uwire _id_15,
    input tri0 id_16,
    output supply1 _id_17
);
  assign id_1 = -1 == id_8;
  wire [1 : ""] id_19;
  wire id_20, id_21;
  wire [-1 'b0 : id_15] id_22;
  logic [id_17 : id_15  ==  {  id_0  ,  id_17  }] id_23;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_21,
      id_20,
      id_23,
      id_23,
      id_20,
      id_19,
      id_22,
      id_23,
      id_21,
      id_20,
      id_21,
      id_23,
      id_22,
      id_19,
      id_21,
      id_20,
      id_20,
      id_21,
      id_23,
      id_21
  );
  reg [!  id_4 : 1 'h0] id_24;
  wire id_25;
  ;
  initial id_24 = #1 id_23;
endmodule
