// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv1_address0,
        OutPadConv1_ce0,
        OutPadConv1_q0,
        OutPadConv1_address1,
        OutPadConv1_ce1,
        OutPadConv1_q1,
        OutPadConv1_1_address0,
        OutPadConv1_1_ce0,
        OutPadConv1_1_q0,
        OutPadConv1_1_address1,
        OutPadConv1_1_ce1,
        OutPadConv1_1_q1,
        OutPadConv1_2_address0,
        OutPadConv1_2_ce0,
        OutPadConv1_2_q0,
        OutPadConv1_2_address1,
        OutPadConv1_2_ce1,
        OutPadConv1_2_q1,
        OutConv1_address0,
        OutConv1_ce0,
        OutConv1_we0,
        OutConv1_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
output  [8:0] OutPadConv1_address0;
output   OutPadConv1_ce0;
input  [15:0] OutPadConv1_q0;
output  [8:0] OutPadConv1_address1;
output   OutPadConv1_ce1;
input  [15:0] OutPadConv1_q1;
output  [8:0] OutPadConv1_1_address0;
output   OutPadConv1_1_ce0;
input  [15:0] OutPadConv1_1_q0;
output  [8:0] OutPadConv1_1_address1;
output   OutPadConv1_1_ce1;
input  [15:0] OutPadConv1_1_q1;
output  [8:0] OutPadConv1_2_address0;
output   OutPadConv1_2_ce0;
input  [15:0] OutPadConv1_2_q0;
output  [8:0] OutPadConv1_2_address1;
output   OutPadConv1_2_ce1;
input  [15:0] OutPadConv1_2_q1;
output  [10:0] OutConv1_address0;
output   OutConv1_ce0;
output   OutConv1_we0;
output  [15:0] OutConv1_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln41_reg_2812;
reg    ap_condition_exit_pp0_iter0_stage10;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_907;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] reg_911;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg  signed [15:0] reg_916;
reg  signed [15:0] reg_920;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg  signed [15:0] reg_925;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln41_fu_947_p2;
reg   [0:0] icmp_ln41_reg_2812_pp0_iter1_reg;
reg   [0:0] icmp_ln41_reg_2812_pp0_iter2_reg;
wire   [0:0] icmp_ln43_fu_962_p2;
reg   [0:0] icmp_ln43_reg_2816;
wire   [8:0] select_ln41_fu_968_p3;
reg   [8:0] select_ln41_reg_2821;
wire   [9:0] zext_ln43_1_fu_976_p1;
reg   [9:0] zext_ln43_1_reg_2830;
wire   [10:0] zext_ln43_fu_1029_p1;
reg   [10:0] zext_ln43_reg_2852;
reg   [15:0] OutPadConv1_load_1_reg_2858;
reg   [15:0] OutPadConv1_1_load_1_reg_2863;
reg   [15:0] OutPadConv1_2_load_1_reg_2868;
wire   [7:0] tmp_149_fu_1073_p4;
reg   [7:0] tmp_149_reg_2888;
reg   [15:0] OutPadConv1_load_2_reg_2910;
reg   [15:0] OutPadConv1_1_load_2_reg_2915;
reg   [15:0] OutPadConv1_2_load_2_reg_2920;
reg   [15:0] OutPadConv1_load_reg_2940;
reg   [15:0] OutPadConv1_1_load_reg_2945;
reg   [15:0] OutPadConv1_2_load_reg_2950;
reg   [15:0] OutPadConv1_load_3_reg_2955;
reg   [15:0] OutPadConv1_1_load_3_reg_2960;
reg   [15:0] OutPadConv1_2_load_3_reg_2965;
reg   [8:0] tmp_153_reg_3000;
reg   [8:0] tmp_154_reg_3005;
reg   [8:0] tmp_155_reg_3010;
reg   [15:0] OutPadConv1_load_4_reg_3015;
reg   [15:0] OutPadConv1_1_load_4_reg_3020;
reg   [15:0] OutPadConv1_2_load_4_reg_3025;
reg   [15:0] OutPadConv1_load_5_reg_3030;
reg   [15:0] OutPadConv1_1_load_5_reg_3035;
reg   [15:0] OutPadConv1_2_load_5_reg_3040;
reg   [9:0] tmp_159_reg_3075;
reg   [9:0] tmp_160_reg_3080;
reg   [15:0] OutPadConv1_load_6_reg_3085;
reg   [15:0] OutPadConv1_1_load_6_reg_3090;
reg   [15:0] OutPadConv1_2_load_6_reg_3095;
reg   [15:0] OutPadConv1_load_7_reg_3100;
reg   [15:0] OutPadConv1_1_load_7_reg_3105;
reg   [15:0] OutPadConv1_2_load_7_reg_3110;
reg   [8:0] tmp_156_reg_3145;
reg   [9:0] tmp_161_reg_3150;
wire   [8:0] zext_ln43_4_fu_1266_p1;
reg   [8:0] zext_ln43_4_reg_3155;
reg   [15:0] OutPadConv1_load_8_reg_3162;
reg   [15:0] OutPadConv1_1_load_8_reg_3167;
reg   [15:0] OutPadConv1_2_load_8_reg_3172;
reg   [15:0] OutPadConv1_load_9_reg_3177;
reg   [15:0] OutPadConv1_1_load_9_reg_3182;
reg   [15:0] OutPadConv1_2_load_9_reg_3187;
reg   [8:0] tmp_157_reg_3222;
reg   [15:0] OutPadConv1_load_10_reg_3227;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [15:0] OutPadConv1_1_load_10_reg_3232;
reg   [15:0] OutPadConv1_2_load_10_reg_3237;
reg   [15:0] OutPadConv1_load_11_reg_3242;
reg   [15:0] OutPadConv1_1_load_11_reg_3247;
reg   [15:0] OutPadConv1_2_load_11_reg_3252;
reg   [8:0] tmp_158_reg_3287;
reg   [15:0] OutPadConv1_load_12_reg_3292;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg   [15:0] OutPadConv1_1_load_12_reg_3297;
reg   [15:0] OutPadConv1_2_load_12_reg_3302;
reg   [15:0] OutPadConv1_load_13_reg_3307;
reg   [15:0] OutPadConv1_1_load_13_reg_3312;
reg   [15:0] OutPadConv1_2_load_13_reg_3317;
reg   [15:0] OutPadConv1_load_14_reg_3352;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg   [15:0] OutPadConv1_1_load_14_reg_3357;
reg   [15:0] OutPadConv1_2_load_14_reg_3362;
reg   [15:0] OutPadConv1_load_15_reg_3367;
reg   [15:0] OutPadConv1_1_load_15_reg_3372;
reg   [15:0] OutPadConv1_2_load_15_reg_3377;
reg   [15:0] OutPadConv1_load_16_reg_3412;
reg   [15:0] OutPadConv1_1_load_16_reg_3417;
reg   [15:0] OutPadConv1_2_load_16_reg_3422;
reg   [15:0] OutPadConv1_load_17_reg_3427;
reg   [15:0] OutPadConv1_1_load_17_reg_3432;
reg   [15:0] OutPadConv1_2_load_17_reg_3437;
wire   [2:0] select_ln41_1_fu_1413_p3;
reg   [2:0] select_ln41_1_reg_3472;
reg   [2:0] select_ln41_1_reg_3472_pp0_iter2_reg;
wire   [6:0] p_cast40_cast_fu_1450_p1;
reg   [6:0] p_cast40_cast_reg_3477;
reg   [6:0] p_cast40_cast_reg_3477_pp0_iter2_reg;
reg   [15:0] OutPadConv1_load_18_reg_3509;
reg   [15:0] OutPadConv1_1_load_18_reg_3514;
reg   [15:0] OutPadConv1_2_load_18_reg_3519;
reg   [15:0] OutPadConv1_load_19_reg_3524;
reg   [15:0] OutPadConv1_1_load_19_reg_3529;
reg   [15:0] OutPadConv1_2_load_19_reg_3534;
wire   [10:0] add_ln51_1_fu_1506_p2;
reg   [10:0] add_ln51_1_reg_3539;
reg   [10:0] add_ln51_1_reg_3539_pp0_iter2_reg;
reg   [10:0] add_ln51_1_reg_3539_pp0_iter3_reg;
wire   [15:0] tmp_fu_1540_p9;
reg  signed [15:0] tmp_reg_3554;
wire   [15:0] tmp_1_fu_1557_p9;
reg  signed [15:0] tmp_1_reg_3559;
wire   [15:0] tmp_2_fu_1574_p9;
reg  signed [15:0] tmp_2_reg_3564;
wire   [15:0] tmp_3_fu_1591_p9;
reg  signed [15:0] tmp_3_reg_3569;
wire   [15:0] tmp_4_fu_1608_p9;
reg  signed [15:0] tmp_4_reg_3574;
wire   [15:0] tmp_5_fu_1625_p9;
reg  signed [15:0] tmp_5_reg_3579;
wire   [15:0] tmp_6_fu_1642_p9;
reg  signed [15:0] tmp_6_reg_3584;
wire   [15:0] tmp_7_fu_1659_p9;
reg  signed [15:0] tmp_7_reg_3589;
wire   [15:0] tmp_8_fu_1676_p9;
reg  signed [15:0] tmp_8_reg_3594;
wire   [15:0] tmp_9_fu_1693_p9;
reg  signed [15:0] tmp_9_reg_3599;
wire   [15:0] tmp_s_fu_1710_p9;
reg  signed [15:0] tmp_s_reg_3604;
wire   [15:0] tmp_10_fu_1727_p9;
reg   [15:0] tmp_10_reg_3609;
reg  signed [15:0] tmp_10_reg_3609_pp0_iter2_reg;
wire   [15:0] tmp_11_fu_1744_p9;
reg   [15:0] tmp_11_reg_3614;
reg  signed [15:0] tmp_11_reg_3614_pp0_iter2_reg;
wire   [15:0] tmp_12_fu_1761_p9;
reg   [15:0] tmp_12_reg_3619;
reg  signed [15:0] tmp_12_reg_3619_pp0_iter2_reg;
wire   [15:0] tmp_13_fu_1778_p9;
reg   [15:0] tmp_13_reg_3624;
reg  signed [15:0] tmp_13_reg_3624_pp0_iter2_reg;
wire   [15:0] tmp_14_fu_1795_p9;
reg   [15:0] tmp_14_reg_3629;
reg  signed [15:0] tmp_14_reg_3629_pp0_iter2_reg;
wire   [15:0] tmp_15_fu_1812_p9;
reg   [15:0] tmp_15_reg_3634;
reg  signed [15:0] tmp_15_reg_3634_pp0_iter2_reg;
wire   [15:0] tmp_16_fu_1829_p9;
reg   [15:0] tmp_16_reg_3639;
reg  signed [15:0] tmp_16_reg_3639_pp0_iter2_reg;
wire   [15:0] tmp_17_fu_1846_p9;
reg   [15:0] tmp_17_reg_3644;
reg  signed [15:0] tmp_17_reg_3644_pp0_iter2_reg;
wire   [15:0] tmp_18_fu_1863_p9;
reg   [15:0] tmp_18_reg_3649;
reg  signed [15:0] tmp_18_reg_3649_pp0_iter2_reg;
reg  signed [15:0] Weights_load_18_reg_3749;
reg  signed [15:0] Weights_load_19_reg_3779;
reg  signed [15:0] Weights_load_20_reg_3784;
reg  signed [15:0] Weights_load_21_reg_3814;
reg  signed [15:0] Weights_load_22_reg_3819;
reg  signed [15:0] Weights_load_23_reg_3844;
reg  signed [15:0] Weights_load_24_reg_3849;
reg   [15:0] tmp_110_reg_3879;
reg   [15:0] tmp_120_reg_4044;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] zext_ln49_fu_1012_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln49_2_fu_1057_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln43_2_fu_1083_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln49_4_fu_1106_p1;
wire   [63:0] zext_ln49_6_fu_1138_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln49_7_fu_1150_p1;
wire   [63:0] zext_ln49_9_fu_1184_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln49_11_fu_1190_p1;
wire   [63:0] zext_ln49_12_fu_1219_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln49_14_fu_1226_p1;
wire   [63:0] zext_ln49_15_fu_1275_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln49_17_fu_1282_p1;
wire   [63:0] zext_ln49_19_fu_1313_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln49_20_fu_1324_p1;
wire   [63:0] zext_ln49_22_fu_1356_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln49_23_fu_1367_p1;
wire   [63:0] zext_ln49_25_fu_1374_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln49_27_fu_1380_p1;
wire   [63:0] zext_ln49_28_fu_1391_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln49_30_fu_1398_p1;
wire   [63:0] arrayidx10_sum_1158_cast_fu_1490_p1;
wire   [63:0] arrayidx10_sum_2170_cast_fu_1501_p1;
wire   [63:0] arrayidx10_sum_cast_fu_1521_p1;
wire   [63:0] arrayidx10_sum_3182_cast_fu_1531_p1;
wire   [63:0] arrayidx10_sum_4_cast_fu_1889_p1;
wire   [63:0] arrayidx10_sum_1_cast_fu_1899_p1;
wire   [63:0] arrayidx10_sum_1_1_cast_fu_1916_p1;
wire   [63:0] arrayidx10_sum_1_2_cast_fu_1926_p1;
wire   [63:0] arrayidx10_sum_1_3_cast_fu_1947_p1;
wire   [63:0] arrayidx10_sum_1_4_cast_fu_1957_p1;
wire   [63:0] arrayidx10_sum_2_cast_fu_2001_p1;
wire   [63:0] arrayidx10_sum_2_1_cast_fu_2011_p1;
wire   [63:0] arrayidx10_sum_2_2_cast_fu_2045_p1;
wire   [63:0] arrayidx10_sum_2_3_cast_fu_2055_p1;
wire   [63:0] arrayidx10_sum_2_4_cast_fu_2089_p1;
wire   [63:0] arrayidx10_sum_3_cast_fu_2099_p1;
wire   [63:0] arrayidx10_sum_3_1_cast_fu_2133_p1;
wire   [63:0] arrayidx10_sum_3_2_cast_fu_2143_p1;
wire   [63:0] arrayidx10_sum_3_3_cast_fu_2405_p1;
wire   [63:0] arrayidx10_sum_3_4_cast_fu_2415_p1;
wire   [63:0] arrayidx9_sum_cast_cast_cast_cast_fu_2448_p1;
wire   [63:0] zext_ln51_fu_2548_p1;
reg   [8:0] y_1_fu_198;
wire   [8:0] add_ln49_fu_986_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_y_1_load;
reg   [2:0] n_fu_202;
reg   [10:0] indvar_flatten9_fu_206;
wire   [10:0] add_ln41_fu_953_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten9_load;
reg    OutPadConv1_ce0_local;
reg   [8:0] OutPadConv1_address0_local;
reg    OutPadConv1_ce1_local;
reg   [8:0] OutPadConv1_address1_local;
reg    OutPadConv1_1_ce0_local;
reg   [8:0] OutPadConv1_1_address0_local;
reg    OutPadConv1_1_ce1_local;
reg   [8:0] OutPadConv1_1_address1_local;
reg    OutPadConv1_2_ce0_local;
reg   [8:0] OutPadConv1_2_address0_local;
reg    OutPadConv1_2_ce1_local;
reg   [8:0] OutPadConv1_2_address1_local;
reg    Weights_ce1_local;
reg   [13:0] Weights_address1_local;
reg    Weights_ce0_local;
reg   [13:0] Weights_address0_local;
reg    OutConv1_we0_local;
wire   [15:0] select_ln51_fu_2558_p3;
reg    OutConv1_ce0_local;
wire   [2:0] grp_fu_980_p1;
wire   [8:0] mul_ln49_20_fu_996_p0;
wire   [10:0] mul_ln49_20_fu_996_p1;
wire   [18:0] mul_ln49_20_fu_996_p2;
wire   [7:0] tmp_150_fu_1002_p4;
wire   [8:0] add_ln49_2_fu_1032_p2;
wire   [8:0] mul_ln49_21_fu_1041_p0;
wire   [10:0] mul_ln49_21_fu_1041_p1;
wire   [18:0] mul_ln49_21_fu_1041_p2;
wire   [7:0] tmp_151_fu_1047_p4;
wire   [8:0] mul_ln43_fu_1067_p0;
wire   [10:0] mul_ln43_fu_1067_p1;
wire   [18:0] mul_ln43_fu_1067_p2;
wire   [6:0] trunc_ln43_1_fu_1090_p4;
wire   [6:0] add_ln49_4_fu_1100_p2;
wire   [8:0] add_ln49_6_fu_1113_p2;
wire   [8:0] mul_ln49_22_fu_1122_p0;
wire   [10:0] mul_ln49_22_fu_1122_p1;
wire   [18:0] mul_ln49_22_fu_1122_p2;
wire   [7:0] tmp_152_fu_1128_p4;
wire   [7:0] add_ln49_8_fu_1145_p2;
wire   [20:0] tmp_153_fu_1157_p1;
wire  signed [20:0] grp_fu_2567_p3;
wire   [20:0] tmp_154_fu_1166_p1;
wire  signed [20:0] grp_fu_2576_p3;
wire   [20:0] tmp_155_fu_1175_p1;
wire  signed [20:0] grp_fu_2585_p3;
wire   [22:0] tmp_159_fu_1196_p1;
wire  signed [22:0] grp_fu_2594_p3;
wire   [22:0] tmp_160_fu_1205_p1;
wire  signed [22:0] grp_fu_2603_p3;
wire   [7:0] add_ln49_14_fu_1214_p2;
wire   [9:0] add_ln49_20_fu_1232_p2;
wire   [9:0] mul_ln49_26_fu_1241_p0;
wire   [11:0] mul_ln49_26_fu_1241_p1;
wire   [20:0] mul_ln49_26_fu_1241_p2;
wire   [22:0] tmp_161_fu_1257_p1;
wire  signed [22:0] grp_fu_2612_p3;
wire   [8:0] add_ln49_18_fu_1269_p2;
wire   [9:0] add_ln49_22_fu_1288_p2;
wire   [9:0] mul_ln49_27_fu_1297_p0;
wire   [11:0] mul_ln49_27_fu_1297_p1;
wire   [20:0] mul_ln49_27_fu_1297_p2;
wire   [8:0] add_ln49_24_fu_1319_p2;
wire   [9:0] add_ln49_26_fu_1331_p2;
wire   [9:0] mul_ln49_28_fu_1340_p0;
wire   [11:0] mul_ln49_28_fu_1340_p1;
wire   [20:0] mul_ln49_28_fu_1340_p2;
wire   [8:0] add_ln49_28_fu_1362_p2;
wire   [8:0] add_ln49_34_fu_1386_p2;
wire   [2:0] add_ln41_1_fu_1407_p2;
wire   [1:0] empty_fu_1420_p1;
wire   [4:0] tmp_147_fu_1432_p3;
wire   [5:0] p_shl1_fu_1424_p3;
wire   [5:0] p_shl75_fu_1440_p1;
wire   [5:0] empty_211_fu_1444_p2;
wire   [8:0] tmp_148_fu_1462_p3;
wire   [9:0] p_shl_fu_1454_p3;
wire   [9:0] p_shl73_fu_1470_p1;
wire   [9:0] empty_212_fu_1474_p2;
wire   [6:0] arrayidx10_sum_1158_fu_1484_p2;
wire   [6:0] arrayidx10_sum_2170_fu_1495_p2;
wire   [10:0] p_cast48_cast_fu_1480_p1;
wire   [6:0] arrayidx10_sum_fu_1516_p2;
wire   [6:0] arrayidx10_sum_3182_fu_1526_p2;
wire   [1:0] grp_fu_980_p2;
wire   [15:0] tmp_fu_1540_p7;
wire   [1:0] trunc_ln43_fu_1536_p1;
wire   [15:0] tmp_1_fu_1557_p7;
wire   [15:0] tmp_2_fu_1574_p7;
wire   [15:0] tmp_3_fu_1591_p7;
wire   [15:0] tmp_4_fu_1608_p7;
wire   [15:0] tmp_5_fu_1625_p7;
wire   [15:0] tmp_6_fu_1642_p7;
wire   [15:0] tmp_7_fu_1659_p7;
wire   [15:0] tmp_8_fu_1676_p7;
wire   [15:0] tmp_9_fu_1693_p7;
wire   [15:0] tmp_s_fu_1710_p7;
wire   [15:0] tmp_10_fu_1727_p7;
wire   [15:0] tmp_11_fu_1744_p7;
wire   [15:0] tmp_12_fu_1761_p7;
wire   [15:0] tmp_13_fu_1778_p7;
wire   [15:0] tmp_14_fu_1795_p7;
wire   [15:0] tmp_15_fu_1812_p7;
wire   [15:0] tmp_16_fu_1829_p7;
wire   [15:0] tmp_17_fu_1846_p7;
wire   [15:0] tmp_18_fu_1863_p7;
wire   [6:0] arrayidx10_sum_4_fu_1884_p2;
wire   [6:0] arrayidx10_sum_1_fu_1894_p2;
wire   [6:0] arrayidx10_sum_1_1_fu_1911_p2;
wire   [6:0] arrayidx10_sum_1_2_fu_1921_p2;
wire   [6:0] arrayidx10_sum_1_3_fu_1942_p2;
wire   [6:0] arrayidx10_sum_1_4_fu_1952_p2;
wire   [23:0] mul_ln49_fu_1965_p2;
wire   [15:0] tmp_103_fu_1971_p4;
wire   [6:0] arrayidx10_sum_2_fu_1996_p2;
wire   [6:0] arrayidx10_sum_2_1_fu_2006_p2;
wire  signed [23:0] tmp_104_fu_2016_p1;
wire   [23:0] grp_fu_2620_p3;
wire   [15:0] tmp_104_fu_2016_p4;
wire   [6:0] arrayidx10_sum_2_2_fu_2040_p2;
wire   [6:0] arrayidx10_sum_2_3_fu_2050_p2;
wire  signed [23:0] tmp_105_fu_2060_p1;
wire   [23:0] grp_fu_2629_p3;
wire   [15:0] tmp_105_fu_2060_p4;
wire   [6:0] arrayidx10_sum_2_4_fu_2084_p2;
wire   [6:0] arrayidx10_sum_3_fu_2094_p2;
wire  signed [23:0] tmp_106_fu_2104_p1;
wire   [23:0] grp_fu_2638_p3;
wire   [15:0] tmp_106_fu_2104_p4;
wire   [6:0] arrayidx10_sum_3_1_fu_2128_p2;
wire   [6:0] arrayidx10_sum_3_2_fu_2138_p2;
wire  signed [23:0] tmp_107_fu_2148_p1;
wire   [23:0] grp_fu_2647_p3;
wire   [15:0] tmp_107_fu_2148_p4;
wire  signed [23:0] tmp_108_fu_2168_p1;
wire   [23:0] grp_fu_2656_p3;
wire   [15:0] tmp_108_fu_2168_p4;
wire  signed [23:0] tmp_109_fu_2189_p1;
wire   [23:0] grp_fu_2665_p3;
wire   [15:0] tmp_109_fu_2189_p4;
wire  signed [23:0] tmp_110_fu_2213_p1;
wire   [23:0] grp_fu_2674_p3;
wire  signed [23:0] tmp_111_fu_2242_p1;
wire   [23:0] grp_fu_2683_p3;
wire   [15:0] tmp_111_fu_2242_p4;
wire  signed [23:0] tmp_112_fu_2265_p1;
wire   [23:0] grp_fu_2692_p3;
wire   [15:0] tmp_112_fu_2265_p4;
wire  signed [23:0] tmp_113_fu_2288_p1;
wire   [23:0] grp_fu_2701_p3;
wire   [15:0] tmp_113_fu_2288_p4;
wire  signed [23:0] tmp_114_fu_2311_p1;
wire   [23:0] grp_fu_2710_p3;
wire   [15:0] tmp_114_fu_2311_p4;
wire  signed [23:0] tmp_115_fu_2334_p1;
wire   [23:0] grp_fu_2719_p3;
wire   [15:0] tmp_115_fu_2334_p4;
wire  signed [23:0] tmp_116_fu_2357_p1;
wire   [23:0] grp_fu_2728_p3;
wire   [15:0] tmp_116_fu_2357_p4;
wire  signed [23:0] tmp_117_fu_2380_p1;
wire   [23:0] grp_fu_2737_p3;
wire   [15:0] tmp_117_fu_2380_p4;
wire   [6:0] arrayidx10_sum_3_3_fu_2400_p2;
wire   [6:0] arrayidx10_sum_3_4_fu_2410_p2;
wire  signed [23:0] tmp_118_fu_2420_p1;
wire   [23:0] grp_fu_2746_p3;
wire   [15:0] tmp_118_fu_2420_p4;
wire   [5:0] arrayidx9_sum_fu_2437_p3;
wire  signed [6:0] arrayidx9_sum_cast_cast_cast_fu_2444_p1;
wire  signed [23:0] tmp_119_fu_2453_p1;
wire   [23:0] grp_fu_2755_p3;
wire   [15:0] tmp_119_fu_2453_p4;
wire  signed [23:0] tmp_120_fu_2477_p1;
wire   [23:0] grp_fu_2764_p3;
wire  signed [23:0] tmp_121_fu_2500_p1;
wire   [23:0] grp_fu_2773_p3;
wire   [15:0] tmp_121_fu_2500_p4;
wire  signed [15:0] conv_i_i16_i86_i20_fu_2517_p0;
wire  signed [23:0] trunc_ln3_fu_2521_p1;
wire   [23:0] grp_fu_2782_p3;
wire  signed [15:0] trunc_ln3_fu_2521_p4;
wire  signed [16:0] sext_ln51_fu_2530_p1;
wire  signed [16:0] conv_i_i16_i86_i20_fu_2517_p1;
wire   [16:0] add_ln51_fu_2534_p2;
wire  signed [15:0] add_ln51_2_fu_2552_p0;
wire   [0:0] tmp_162_fu_2540_p3;
wire   [15:0] add_ln51_2_fu_2552_p2;
wire   [8:0] grp_fu_2567_p0;
wire   [8:0] grp_fu_2567_p1;
wire   [10:0] grp_fu_2567_p2;
wire   [8:0] grp_fu_2576_p0;
wire   [8:0] grp_fu_2576_p1;
wire   [10:0] grp_fu_2576_p2;
wire   [8:0] grp_fu_2585_p0;
wire   [8:0] grp_fu_2585_p1;
wire   [10:0] grp_fu_2585_p2;
wire   [8:0] grp_fu_2594_p0;
wire   [9:0] grp_fu_2594_p1;
wire   [11:0] grp_fu_2594_p2;
wire   [8:0] grp_fu_2603_p0;
wire   [9:0] grp_fu_2603_p1;
wire   [11:0] grp_fu_2603_p2;
wire   [8:0] grp_fu_2612_p0;
wire   [9:0] grp_fu_2612_p1;
wire   [11:0] grp_fu_2612_p2;
wire   [23:0] grp_fu_2620_p2;
wire   [23:0] grp_fu_2629_p2;
wire   [23:0] grp_fu_2638_p2;
wire   [23:0] grp_fu_2647_p2;
wire   [23:0] grp_fu_2656_p2;
wire   [23:0] grp_fu_2665_p2;
wire   [23:0] grp_fu_2674_p2;
wire   [23:0] grp_fu_2683_p2;
wire   [23:0] grp_fu_2692_p2;
wire   [23:0] grp_fu_2701_p2;
wire   [23:0] grp_fu_2710_p2;
wire   [23:0] grp_fu_2719_p2;
wire   [23:0] grp_fu_2728_p2;
wire   [23:0] grp_fu_2737_p2;
wire   [23:0] grp_fu_2746_p2;
wire   [23:0] grp_fu_2755_p2;
wire   [23:0] grp_fu_2764_p2;
wire   [23:0] grp_fu_2773_p2;
wire   [23:0] grp_fu_2782_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage4;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [18:0] mul_ln43_fu_1067_p00;
wire   [18:0] mul_ln49_20_fu_996_p00;
wire   [18:0] mul_ln49_21_fu_1041_p00;
wire   [18:0] mul_ln49_22_fu_1122_p00;
wire   [20:0] mul_ln49_26_fu_1241_p00;
wire   [20:0] mul_ln49_27_fu_1297_p00;
wire   [20:0] mul_ln49_28_fu_1340_p00;
wire   [1:0] tmp_fu_1540_p1;
wire   [1:0] tmp_fu_1540_p3;
wire  signed [1:0] tmp_fu_1540_p5;
wire  signed [1:0] tmp_1_fu_1557_p1;
wire   [1:0] tmp_1_fu_1557_p3;
wire   [1:0] tmp_1_fu_1557_p5;
wire   [1:0] tmp_2_fu_1574_p1;
wire  signed [1:0] tmp_2_fu_1574_p3;
wire   [1:0] tmp_2_fu_1574_p5;
wire   [1:0] tmp_3_fu_1591_p1;
wire   [1:0] tmp_3_fu_1591_p3;
wire  signed [1:0] tmp_3_fu_1591_p5;
wire  signed [1:0] tmp_4_fu_1608_p1;
wire   [1:0] tmp_4_fu_1608_p3;
wire   [1:0] tmp_4_fu_1608_p5;
wire   [1:0] tmp_5_fu_1625_p1;
wire   [1:0] tmp_5_fu_1625_p3;
wire  signed [1:0] tmp_5_fu_1625_p5;
wire  signed [1:0] tmp_6_fu_1642_p1;
wire   [1:0] tmp_6_fu_1642_p3;
wire   [1:0] tmp_6_fu_1642_p5;
wire   [1:0] tmp_7_fu_1659_p1;
wire  signed [1:0] tmp_7_fu_1659_p3;
wire   [1:0] tmp_7_fu_1659_p5;
wire   [1:0] tmp_8_fu_1676_p1;
wire   [1:0] tmp_8_fu_1676_p3;
wire  signed [1:0] tmp_8_fu_1676_p5;
wire  signed [1:0] tmp_9_fu_1693_p1;
wire   [1:0] tmp_9_fu_1693_p3;
wire   [1:0] tmp_9_fu_1693_p5;
wire   [1:0] tmp_s_fu_1710_p1;
wire   [1:0] tmp_s_fu_1710_p3;
wire  signed [1:0] tmp_s_fu_1710_p5;
wire  signed [1:0] tmp_10_fu_1727_p1;
wire   [1:0] tmp_10_fu_1727_p3;
wire   [1:0] tmp_10_fu_1727_p5;
wire   [1:0] tmp_11_fu_1744_p1;
wire  signed [1:0] tmp_11_fu_1744_p3;
wire   [1:0] tmp_11_fu_1744_p5;
wire   [1:0] tmp_12_fu_1761_p1;
wire   [1:0] tmp_12_fu_1761_p3;
wire  signed [1:0] tmp_12_fu_1761_p5;
wire  signed [1:0] tmp_13_fu_1778_p1;
wire   [1:0] tmp_13_fu_1778_p3;
wire   [1:0] tmp_13_fu_1778_p5;
wire   [1:0] tmp_14_fu_1795_p1;
wire   [1:0] tmp_14_fu_1795_p3;
wire  signed [1:0] tmp_14_fu_1795_p5;
wire  signed [1:0] tmp_15_fu_1812_p1;
wire   [1:0] tmp_15_fu_1812_p3;
wire   [1:0] tmp_15_fu_1812_p5;
wire   [1:0] tmp_16_fu_1829_p1;
wire  signed [1:0] tmp_16_fu_1829_p3;
wire   [1:0] tmp_16_fu_1829_p5;
wire   [1:0] tmp_17_fu_1846_p1;
wire   [1:0] tmp_17_fu_1846_p3;
wire  signed [1:0] tmp_17_fu_1846_p5;
wire  signed [1:0] tmp_18_fu_1863_p1;
wire   [1:0] tmp_18_fu_1863_p3;
wire   [1:0] tmp_18_fu_1863_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_1_fu_198 = 9'd0;
#0 n_fu_202 = 3'd0;
#0 indvar_flatten9_fu_206 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln41_fu_968_p3),
    .din1(grp_fu_980_p1),
    .ce(1'b1),
    .dout(grp_fu_980_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U31(
    .din0(mul_ln49_20_fu_996_p0),
    .din1(mul_ln49_20_fu_996_p1),
    .dout(mul_ln49_20_fu_996_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U32(
    .din0(mul_ln49_21_fu_1041_p0),
    .din1(mul_ln49_21_fu_1041_p1),
    .dout(mul_ln49_21_fu_1041_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U33(
    .din0(mul_ln43_fu_1067_p0),
    .din1(mul_ln43_fu_1067_p1),
    .dout(mul_ln43_fu_1067_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U34(
    .din0(mul_ln49_22_fu_1122_p0),
    .din1(mul_ln49_22_fu_1122_p1),
    .dout(mul_ln49_22_fu_1122_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U35(
    .din0(mul_ln49_26_fu_1241_p0),
    .din1(mul_ln49_26_fu_1241_p1),
    .dout(mul_ln49_26_fu_1241_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U36(
    .din0(mul_ln49_27_fu_1297_p0),
    .din1(mul_ln49_27_fu_1297_p1),
    .dout(mul_ln49_27_fu_1297_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U37(
    .din0(mul_ln49_28_fu_1340_p0),
    .din1(mul_ln49_28_fu_1340_p1),
    .dout(mul_ln49_28_fu_1340_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U38(
    .din0(OutPadConv1_load_reg_2940),
    .din1(OutPadConv1_1_load_reg_2945),
    .din2(OutPadConv1_2_load_reg_2950),
    .def(tmp_fu_1540_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_fu_1540_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U39(
    .din0(OutPadConv1_load_1_reg_2858),
    .din1(OutPadConv1_1_load_1_reg_2863),
    .din2(OutPadConv1_2_load_1_reg_2868),
    .def(tmp_1_fu_1557_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_1_fu_1557_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U40(
    .din0(OutPadConv1_load_2_reg_2910),
    .din1(OutPadConv1_1_load_2_reg_2915),
    .din2(OutPadConv1_2_load_2_reg_2920),
    .def(tmp_2_fu_1574_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_2_fu_1574_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U41(
    .din0(OutPadConv1_load_3_reg_2955),
    .din1(OutPadConv1_1_load_3_reg_2960),
    .din2(OutPadConv1_2_load_3_reg_2965),
    .def(tmp_3_fu_1591_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_3_fu_1591_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U42(
    .din0(OutPadConv1_load_4_reg_3015),
    .din1(OutPadConv1_1_load_4_reg_3020),
    .din2(OutPadConv1_2_load_4_reg_3025),
    .def(tmp_4_fu_1608_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_4_fu_1608_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U43(
    .din0(OutPadConv1_load_5_reg_3030),
    .din1(OutPadConv1_1_load_5_reg_3035),
    .din2(OutPadConv1_2_load_5_reg_3040),
    .def(tmp_5_fu_1625_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_5_fu_1625_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U44(
    .din0(OutPadConv1_load_6_reg_3085),
    .din1(OutPadConv1_1_load_6_reg_3090),
    .din2(OutPadConv1_2_load_6_reg_3095),
    .def(tmp_6_fu_1642_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_6_fu_1642_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U45(
    .din0(OutPadConv1_load_7_reg_3100),
    .din1(OutPadConv1_1_load_7_reg_3105),
    .din2(OutPadConv1_2_load_7_reg_3110),
    .def(tmp_7_fu_1659_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_7_fu_1659_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U46(
    .din0(OutPadConv1_load_8_reg_3162),
    .din1(OutPadConv1_1_load_8_reg_3167),
    .din2(OutPadConv1_2_load_8_reg_3172),
    .def(tmp_8_fu_1676_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_8_fu_1676_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U47(
    .din0(OutPadConv1_load_9_reg_3177),
    .din1(OutPadConv1_1_load_9_reg_3182),
    .din2(OutPadConv1_2_load_9_reg_3187),
    .def(tmp_9_fu_1693_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_9_fu_1693_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U48(
    .din0(OutPadConv1_load_10_reg_3227),
    .din1(OutPadConv1_1_load_10_reg_3232),
    .din2(OutPadConv1_2_load_10_reg_3237),
    .def(tmp_s_fu_1710_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_s_fu_1710_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U49(
    .din0(OutPadConv1_load_11_reg_3242),
    .din1(OutPadConv1_1_load_11_reg_3247),
    .din2(OutPadConv1_2_load_11_reg_3252),
    .def(tmp_10_fu_1727_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_10_fu_1727_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U50(
    .din0(OutPadConv1_load_12_reg_3292),
    .din1(OutPadConv1_1_load_12_reg_3297),
    .din2(OutPadConv1_2_load_12_reg_3302),
    .def(tmp_11_fu_1744_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_11_fu_1744_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U51(
    .din0(OutPadConv1_load_13_reg_3307),
    .din1(OutPadConv1_1_load_13_reg_3312),
    .din2(OutPadConv1_2_load_13_reg_3317),
    .def(tmp_12_fu_1761_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_12_fu_1761_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U52(
    .din0(OutPadConv1_load_14_reg_3352),
    .din1(OutPadConv1_1_load_14_reg_3357),
    .din2(OutPadConv1_2_load_14_reg_3362),
    .def(tmp_13_fu_1778_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_13_fu_1778_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U53(
    .din0(OutPadConv1_load_15_reg_3367),
    .din1(OutPadConv1_1_load_15_reg_3372),
    .din2(OutPadConv1_2_load_15_reg_3377),
    .def(tmp_14_fu_1795_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_14_fu_1795_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U54(
    .din0(OutPadConv1_load_16_reg_3412),
    .din1(OutPadConv1_1_load_16_reg_3417),
    .din2(OutPadConv1_2_load_16_reg_3422),
    .def(tmp_15_fu_1812_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_15_fu_1812_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U55(
    .din0(OutPadConv1_load_17_reg_3427),
    .din1(OutPadConv1_1_load_17_reg_3432),
    .din2(OutPadConv1_2_load_17_reg_3437),
    .def(tmp_16_fu_1829_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_16_fu_1829_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U56(
    .din0(OutPadConv1_load_18_reg_3509),
    .din1(OutPadConv1_1_load_18_reg_3514),
    .din2(OutPadConv1_2_load_18_reg_3519),
    .def(tmp_17_fu_1846_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_17_fu_1846_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U57(
    .din0(OutPadConv1_load_19_reg_3524),
    .din1(OutPadConv1_1_load_19_reg_3529),
    .din2(OutPadConv1_2_load_19_reg_3534),
    .def(tmp_18_fu_1863_p7),
    .sel(trunc_ln43_fu_1536_p1),
    .dout(tmp_18_fu_1863_p9)
);

CNN_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U58(
    .din0(tmp_reg_3554),
    .din1(reg_907),
    .dout(mul_ln49_fu_1965_p2)
);

CNN_am_addmul_9ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_9ns_9ns_11ns_21_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2567_p0),
    .din1(grp_fu_2567_p1),
    .din2(grp_fu_2567_p2),
    .ce(1'b1),
    .dout(grp_fu_2567_p3)
);

CNN_am_addmul_9ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_9ns_9ns_11ns_21_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2576_p0),
    .din1(grp_fu_2576_p1),
    .din2(grp_fu_2576_p2),
    .ce(1'b1),
    .dout(grp_fu_2576_p3)
);

CNN_am_addmul_9ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_9ns_9ns_11ns_21_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2585_p0),
    .din1(grp_fu_2585_p1),
    .din2(grp_fu_2585_p2),
    .ce(1'b1),
    .dout(grp_fu_2585_p3)
);

CNN_am_addmul_9ns_10ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
am_addmul_9ns_10ns_12ns_23_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2594_p0),
    .din1(grp_fu_2594_p1),
    .din2(grp_fu_2594_p2),
    .ce(1'b1),
    .dout(grp_fu_2594_p3)
);

CNN_am_addmul_9ns_10ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
am_addmul_9ns_10ns_12ns_23_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2603_p0),
    .din1(grp_fu_2603_p1),
    .din2(grp_fu_2603_p2),
    .ce(1'b1),
    .dout(grp_fu_2603_p3)
);

CNN_am_addmul_9ns_10ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
am_addmul_9ns_10ns_12ns_23_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2612_p0),
    .din1(grp_fu_2612_p1),
    .din2(grp_fu_2612_p2),
    .ce(1'b1),
    .dout(grp_fu_2612_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_1_reg_3559),
    .din1(reg_907),
    .din2(grp_fu_2620_p2),
    .ce(1'b1),
    .dout(grp_fu_2620_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_2_reg_3564),
    .din1(reg_911),
    .din2(grp_fu_2629_p2),
    .ce(1'b1),
    .dout(grp_fu_2629_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_3569),
    .din1(reg_916),
    .din2(grp_fu_2638_p2),
    .ce(1'b1),
    .dout(grp_fu_2638_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_reg_3574),
    .din1(reg_911),
    .din2(grp_fu_2647_p2),
    .ce(1'b1),
    .dout(grp_fu_2647_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_5_reg_3579),
    .din1(reg_920),
    .din2(grp_fu_2656_p2),
    .ce(1'b1),
    .dout(grp_fu_2656_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_6_reg_3584),
    .din1(reg_907),
    .din2(grp_fu_2665_p2),
    .ce(1'b1),
    .dout(grp_fu_2665_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_3589),
    .din1(reg_916),
    .din2(grp_fu_2674_p2),
    .ce(1'b1),
    .dout(grp_fu_2674_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_reg_3594),
    .din1(reg_911),
    .din2(grp_fu_2683_p2),
    .ce(1'b1),
    .dout(grp_fu_2683_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_reg_3599),
    .din1(reg_925),
    .din2(grp_fu_2692_p2),
    .ce(1'b1),
    .dout(grp_fu_2692_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_s_reg_3604),
    .din1(reg_920),
    .din2(grp_fu_2701_p2),
    .ce(1'b1),
    .dout(grp_fu_2701_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_10_reg_3609_pp0_iter2_reg),
    .din1(Weights_load_18_reg_3749),
    .din2(grp_fu_2710_p2),
    .ce(1'b1),
    .dout(grp_fu_2710_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_11_reg_3614_pp0_iter2_reg),
    .din1(Weights_load_19_reg_3779),
    .din2(grp_fu_2719_p2),
    .ce(1'b1),
    .dout(grp_fu_2719_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_12_reg_3619_pp0_iter2_reg),
    .din1(Weights_load_20_reg_3784),
    .din2(grp_fu_2728_p2),
    .ce(1'b1),
    .dout(grp_fu_2728_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_13_reg_3624_pp0_iter2_reg),
    .din1(Weights_load_21_reg_3814),
    .din2(grp_fu_2737_p2),
    .ce(1'b1),
    .dout(grp_fu_2737_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_reg_3629_pp0_iter2_reg),
    .din1(Weights_load_22_reg_3819),
    .din2(grp_fu_2746_p2),
    .ce(1'b1),
    .dout(grp_fu_2746_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_15_reg_3634_pp0_iter2_reg),
    .din1(Weights_load_23_reg_3844),
    .din2(grp_fu_2755_p2),
    .ce(1'b1),
    .dout(grp_fu_2755_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_16_reg_3639_pp0_iter2_reg),
    .din1(Weights_load_24_reg_3849),
    .din2(grp_fu_2764_p2),
    .ce(1'b1),
    .dout(grp_fu_2764_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_17_reg_3644_pp0_iter2_reg),
    .din1(reg_907),
    .din2(grp_fu_2773_p2),
    .ce(1'b1),
    .dout(grp_fu_2773_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_18_reg_3649_pp0_iter2_reg),
    .din1(reg_911),
    .din2(grp_fu_2782_p2),
    .ce(1'b1),
    .dout(grp_fu_2782_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage10),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage4))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage4))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_947_p2 == 1'd0))) begin
            indvar_flatten9_fu_206 <= add_ln41_fu_953_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten9_fu_206 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            n_fu_202 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            n_fu_202 <= select_ln41_1_fu_1413_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_911 <= Weights_q1;
    end else if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_911 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_920 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_920 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_947_p2 == 1'd0))) begin
            y_1_fu_198 <= add_ln49_fu_986_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_1_fu_198 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv1_1_load_10_reg_3232 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_11_reg_3247 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_10_reg_3237 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_11_reg_3252 <= OutPadConv1_2_q0;
        OutPadConv1_load_10_reg_3227 <= OutPadConv1_q1;
        OutPadConv1_load_11_reg_3242 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv1_1_load_12_reg_3297 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_13_reg_3312 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_12_reg_3302 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_13_reg_3317 <= OutPadConv1_2_q0;
        OutPadConv1_load_12_reg_3292 <= OutPadConv1_q1;
        OutPadConv1_load_13_reg_3307 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv1_1_load_14_reg_3357 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_15_reg_3372 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_14_reg_3362 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_15_reg_3377 <= OutPadConv1_2_q0;
        OutPadConv1_load_14_reg_3352 <= OutPadConv1_q1;
        OutPadConv1_load_15_reg_3367 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv1_1_load_16_reg_3417 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_17_reg_3432 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_16_reg_3422 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_17_reg_3437 <= OutPadConv1_2_q0;
        OutPadConv1_load_16_reg_3412 <= OutPadConv1_q1;
        OutPadConv1_load_17_reg_3427 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv1_1_load_18_reg_3514 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_19_reg_3529 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_18_reg_3519 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_19_reg_3534 <= OutPadConv1_2_q0;
        OutPadConv1_load_18_reg_3509 <= OutPadConv1_q1;
        OutPadConv1_load_19_reg_3524 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv1_1_load_1_reg_2863 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_1_reg_2868 <= OutPadConv1_2_q0;
        OutPadConv1_load_1_reg_2858 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv1_1_load_2_reg_2915 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_2_reg_2920 <= OutPadConv1_2_q0;
        OutPadConv1_load_2_reg_2910 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv1_1_load_3_reg_2960 <= OutPadConv1_1_q0;
        OutPadConv1_1_load_reg_2945 <= OutPadConv1_1_q1;
        OutPadConv1_2_load_3_reg_2965 <= OutPadConv1_2_q0;
        OutPadConv1_2_load_reg_2950 <= OutPadConv1_2_q1;
        OutPadConv1_load_3_reg_2955 <= OutPadConv1_q0;
        OutPadConv1_load_reg_2940 <= OutPadConv1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv1_1_load_4_reg_3020 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_5_reg_3035 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_4_reg_3025 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_5_reg_3040 <= OutPadConv1_2_q0;
        OutPadConv1_load_4_reg_3015 <= OutPadConv1_q1;
        OutPadConv1_load_5_reg_3030 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv1_1_load_6_reg_3090 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_7_reg_3105 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_6_reg_3095 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_7_reg_3110 <= OutPadConv1_2_q0;
        OutPadConv1_load_6_reg_3085 <= OutPadConv1_q1;
        OutPadConv1_load_7_reg_3100 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv1_1_load_8_reg_3167 <= OutPadConv1_1_q1;
        OutPadConv1_1_load_9_reg_3182 <= OutPadConv1_1_q0;
        OutPadConv1_2_load_8_reg_3172 <= OutPadConv1_2_q1;
        OutPadConv1_2_load_9_reg_3187 <= OutPadConv1_2_q0;
        OutPadConv1_load_8_reg_3162 <= OutPadConv1_q1;
        OutPadConv1_load_9_reg_3177 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_load_18_reg_3749 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_load_19_reg_3779 <= Weights_q1;
        Weights_load_20_reg_3784 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_load_21_reg_3814 <= Weights_q1;
        Weights_load_22_reg_3819 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_load_23_reg_3844 <= Weights_q1;
        Weights_load_24_reg_3849 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln51_1_reg_3539 <= add_ln51_1_fu_1506_p2;
        add_ln51_1_reg_3539_pp0_iter2_reg <= add_ln51_1_reg_3539;
        add_ln51_1_reg_3539_pp0_iter3_reg <= add_ln51_1_reg_3539_pp0_iter2_reg;
        icmp_ln41_reg_2812 <= icmp_ln41_fu_947_p2;
        icmp_ln41_reg_2812_pp0_iter1_reg <= icmp_ln41_reg_2812;
        icmp_ln41_reg_2812_pp0_iter2_reg <= icmp_ln41_reg_2812_pp0_iter1_reg;
        icmp_ln43_reg_2816 <= icmp_ln43_fu_962_p2;
        p_cast40_cast_reg_3477[5 : 2] <= p_cast40_cast_fu_1450_p1[5 : 2];
        p_cast40_cast_reg_3477_pp0_iter2_reg[5 : 2] <= p_cast40_cast_reg_3477[5 : 2];
        select_ln41_1_reg_3472 <= select_ln41_1_fu_1413_p3;
        select_ln41_1_reg_3472_pp0_iter2_reg <= select_ln41_1_reg_3472;
        select_ln41_reg_2821 <= select_ln41_fu_968_p3;
        tmp_110_reg_3879 <= {{tmp_110_fu_2213_p1[23:8]}};
        tmp_120_reg_4044 <= {{tmp_120_fu_2477_p1[23:8]}};
        zext_ln43_1_reg_2830[8 : 0] <= zext_ln43_1_fu_976_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_907 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_916 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_925 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_10_reg_3609 <= tmp_10_fu_1727_p9;
        tmp_10_reg_3609_pp0_iter2_reg <= tmp_10_reg_3609;
        tmp_11_reg_3614 <= tmp_11_fu_1744_p9;
        tmp_11_reg_3614_pp0_iter2_reg <= tmp_11_reg_3614;
        tmp_12_reg_3619 <= tmp_12_fu_1761_p9;
        tmp_12_reg_3619_pp0_iter2_reg <= tmp_12_reg_3619;
        tmp_13_reg_3624 <= tmp_13_fu_1778_p9;
        tmp_13_reg_3624_pp0_iter2_reg <= tmp_13_reg_3624;
        tmp_14_reg_3629 <= tmp_14_fu_1795_p9;
        tmp_14_reg_3629_pp0_iter2_reg <= tmp_14_reg_3629;
        tmp_15_reg_3634 <= tmp_15_fu_1812_p9;
        tmp_15_reg_3634_pp0_iter2_reg <= tmp_15_reg_3634;
        tmp_16_reg_3639 <= tmp_16_fu_1829_p9;
        tmp_16_reg_3639_pp0_iter2_reg <= tmp_16_reg_3639;
        tmp_17_reg_3644 <= tmp_17_fu_1846_p9;
        tmp_17_reg_3644_pp0_iter2_reg <= tmp_17_reg_3644;
        tmp_18_reg_3649 <= tmp_18_fu_1863_p9;
        tmp_18_reg_3649_pp0_iter2_reg <= tmp_18_reg_3649;
        tmp_1_reg_3559 <= tmp_1_fu_1557_p9;
        tmp_2_reg_3564 <= tmp_2_fu_1574_p9;
        tmp_3_reg_3569 <= tmp_3_fu_1591_p9;
        tmp_4_reg_3574 <= tmp_4_fu_1608_p9;
        tmp_5_reg_3579 <= tmp_5_fu_1625_p9;
        tmp_6_reg_3584 <= tmp_6_fu_1642_p9;
        tmp_7_reg_3589 <= tmp_7_fu_1659_p9;
        tmp_8_reg_3594 <= tmp_8_fu_1676_p9;
        tmp_9_reg_3599 <= tmp_9_fu_1693_p9;
        tmp_reg_3554 <= tmp_fu_1540_p9;
        tmp_s_reg_3604 <= tmp_s_fu_1710_p9;
        zext_ln43_reg_2852[8 : 0] <= zext_ln43_fu_1029_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_149_reg_2888 <= {{mul_ln43_fu_1067_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_153_reg_3000 <= {{tmp_153_fu_1157_p1[20:12]}};
        tmp_154_reg_3005 <= {{tmp_154_fu_1166_p1[20:12]}};
        tmp_155_reg_3010 <= {{tmp_155_fu_1175_p1[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_156_reg_3145 <= {{mul_ln49_26_fu_1241_p2[20:12]}};
        tmp_161_reg_3150 <= {{tmp_161_fu_1257_p1[22:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_157_reg_3222 <= {{mul_ln49_27_fu_1297_p2[20:12]}};
        zext_ln43_4_reg_3155[7 : 0] <= zext_ln43_4_fu_1266_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_158_reg_3287 <= {{mul_ln49_28_fu_1340_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_159_reg_3075 <= {{tmp_159_fu_1196_p1[22:13]}};
        tmp_160_reg_3080 <= {{tmp_160_fu_1205_p1[22:13]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutConv1_ce0_local = 1'b1;
    end else begin
        OutConv1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutConv1_we0_local = 1'b1;
    end else begin
        OutConv1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv1_1_address0_local = zext_ln49_30_fu_1398_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv1_1_address0_local = zext_ln49_27_fu_1380_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv1_1_address0_local = zext_ln49_23_fu_1367_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv1_1_address0_local = zext_ln49_20_fu_1324_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv1_1_address0_local = zext_ln49_17_fu_1282_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv1_1_address0_local = zext_ln49_14_fu_1226_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv1_1_address0_local = zext_ln49_11_fu_1190_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv1_1_address0_local = zext_ln49_7_fu_1150_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv1_1_address0_local = zext_ln49_4_fu_1106_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv1_1_address0_local = zext_ln49_2_fu_1057_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv1_1_address0_local = zext_ln49_fu_1012_p1;
    end else begin
        OutPadConv1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv1_1_address1_local = zext_ln49_28_fu_1391_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv1_1_address1_local = zext_ln49_25_fu_1374_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv1_1_address1_local = zext_ln49_22_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv1_1_address1_local = zext_ln49_19_fu_1313_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv1_1_address1_local = zext_ln49_15_fu_1275_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv1_1_address1_local = zext_ln49_12_fu_1219_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv1_1_address1_local = zext_ln49_9_fu_1184_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv1_1_address1_local = zext_ln49_6_fu_1138_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv1_1_address1_local = zext_ln43_2_fu_1083_p1;
        end else begin
            OutPadConv1_1_address1_local = 'bx;
        end
    end else begin
        OutPadConv1_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv1_1_ce0_local = 1'b1;
    end else begin
        OutPadConv1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv1_1_ce1_local = 1'b1;
    end else begin
        OutPadConv1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv1_2_address0_local = zext_ln49_30_fu_1398_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv1_2_address0_local = zext_ln49_27_fu_1380_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv1_2_address0_local = zext_ln49_23_fu_1367_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv1_2_address0_local = zext_ln49_20_fu_1324_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv1_2_address0_local = zext_ln49_17_fu_1282_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv1_2_address0_local = zext_ln49_14_fu_1226_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv1_2_address0_local = zext_ln49_11_fu_1190_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv1_2_address0_local = zext_ln49_7_fu_1150_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv1_2_address0_local = zext_ln49_4_fu_1106_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv1_2_address0_local = zext_ln49_2_fu_1057_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv1_2_address0_local = zext_ln49_fu_1012_p1;
    end else begin
        OutPadConv1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv1_2_address1_local = zext_ln49_28_fu_1391_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv1_2_address1_local = zext_ln49_25_fu_1374_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv1_2_address1_local = zext_ln49_22_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv1_2_address1_local = zext_ln49_19_fu_1313_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv1_2_address1_local = zext_ln49_15_fu_1275_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv1_2_address1_local = zext_ln49_12_fu_1219_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv1_2_address1_local = zext_ln49_9_fu_1184_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv1_2_address1_local = zext_ln49_6_fu_1138_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv1_2_address1_local = zext_ln43_2_fu_1083_p1;
        end else begin
            OutPadConv1_2_address1_local = 'bx;
        end
    end else begin
        OutPadConv1_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv1_2_ce0_local = 1'b1;
    end else begin
        OutPadConv1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv1_2_ce1_local = 1'b1;
    end else begin
        OutPadConv1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv1_address0_local = zext_ln49_30_fu_1398_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv1_address0_local = zext_ln49_27_fu_1380_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv1_address0_local = zext_ln49_23_fu_1367_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv1_address0_local = zext_ln49_20_fu_1324_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv1_address0_local = zext_ln49_17_fu_1282_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv1_address0_local = zext_ln49_14_fu_1226_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv1_address0_local = zext_ln49_11_fu_1190_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv1_address0_local = zext_ln49_7_fu_1150_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv1_address0_local = zext_ln49_4_fu_1106_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv1_address0_local = zext_ln49_2_fu_1057_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv1_address0_local = zext_ln49_fu_1012_p1;
    end else begin
        OutPadConv1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv1_address1_local = zext_ln49_28_fu_1391_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv1_address1_local = zext_ln49_25_fu_1374_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv1_address1_local = zext_ln49_22_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv1_address1_local = zext_ln49_19_fu_1313_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv1_address1_local = zext_ln49_15_fu_1275_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv1_address1_local = zext_ln49_12_fu_1219_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv1_address1_local = zext_ln49_9_fu_1184_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv1_address1_local = zext_ln49_6_fu_1138_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv1_address1_local = zext_ln43_2_fu_1083_p1;
        end else begin
            OutPadConv1_address1_local = 'bx;
        end
    end else begin
        OutPadConv1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv1_ce0_local = 1'b1;
    end else begin
        OutPadConv1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv1_ce1_local = 1'b1;
    end else begin
        OutPadConv1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0_local = arrayidx9_sum_cast_cast_cast_cast_fu_2448_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0_local = arrayidx10_sum_3_4_cast_fu_2415_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0_local = arrayidx10_sum_3_2_cast_fu_2143_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0_local = arrayidx10_sum_3_cast_fu_2099_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0_local = arrayidx10_sum_2_3_cast_fu_2055_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0_local = arrayidx10_sum_2_1_cast_fu_2011_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0_local = arrayidx10_sum_1_4_cast_fu_1957_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0_local = arrayidx10_sum_1_2_cast_fu_1926_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0_local = arrayidx10_sum_1_cast_fu_1899_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0_local = arrayidx10_sum_3182_cast_fu_1531_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0_local = arrayidx10_sum_2170_cast_fu_1501_p1;
    end else begin
        Weights_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address1_local = arrayidx10_sum_3_3_cast_fu_2405_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address1_local = arrayidx10_sum_3_1_cast_fu_2133_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address1_local = arrayidx10_sum_2_4_cast_fu_2089_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address1_local = arrayidx10_sum_2_2_cast_fu_2045_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address1_local = arrayidx10_sum_2_cast_fu_2001_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address1_local = arrayidx10_sum_1_3_cast_fu_1947_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address1_local = arrayidx10_sum_1_1_cast_fu_1916_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address1_local = arrayidx10_sum_4_cast_fu_1889_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address1_local = arrayidx10_sum_cast_fu_1521_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address1_local = arrayidx10_sum_1158_cast_fu_1490_p1;
    end else begin
        Weights_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0_local = 1'b1;
    end else begin
        Weights_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1_local = 1'b1;
    end else begin
        Weights_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_reg_2812 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln41_reg_2812_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter2_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten9_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten9_load = indvar_flatten9_fu_206;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_1_load = 9'd0;
    end else begin
        ap_sig_allocacmp_y_1_load = y_1_fu_198;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv1_address0 = zext_ln51_fu_2548_p1;

assign OutConv1_ce0 = OutConv1_ce0_local;

assign OutConv1_d0 = select_ln51_fu_2558_p3;

assign OutConv1_we0 = OutConv1_we0_local;

assign OutPadConv1_1_address0 = OutPadConv1_1_address0_local;

assign OutPadConv1_1_address1 = OutPadConv1_1_address1_local;

assign OutPadConv1_1_ce0 = OutPadConv1_1_ce0_local;

assign OutPadConv1_1_ce1 = OutPadConv1_1_ce1_local;

assign OutPadConv1_2_address0 = OutPadConv1_2_address0_local;

assign OutPadConv1_2_address1 = OutPadConv1_2_address1_local;

assign OutPadConv1_2_ce0 = OutPadConv1_2_ce0_local;

assign OutPadConv1_2_ce1 = OutPadConv1_2_ce1_local;

assign OutPadConv1_address0 = OutPadConv1_address0_local;

assign OutPadConv1_address1 = OutPadConv1_address1_local;

assign OutPadConv1_ce0 = OutPadConv1_ce0_local;

assign OutPadConv1_ce1 = OutPadConv1_ce1_local;

assign Weights_address0 = Weights_address0_local;

assign Weights_address1 = Weights_address1_local;

assign Weights_ce0 = Weights_ce0_local;

assign Weights_ce1 = Weights_ce1_local;

assign add_ln41_1_fu_1407_p2 = (n_fu_202 + 3'd1);

assign add_ln41_fu_953_p2 = (ap_sig_allocacmp_indvar_flatten9_load + 11'd1);

assign add_ln49_14_fu_1214_p2 = (tmp_149_reg_2888 + 8'd109);

assign add_ln49_18_fu_1269_p2 = (zext_ln43_4_fu_1266_p1 + 9'd216);

assign add_ln49_20_fu_1232_p2 = ($signed(zext_ln43_1_reg_2830) + $signed(10'd649));

assign add_ln49_22_fu_1288_p2 = ($signed(zext_ln43_1_reg_2830) + $signed(10'd650));

assign add_ln49_24_fu_1319_p2 = (zext_ln43_4_reg_3155 + 9'd217);

assign add_ln49_26_fu_1331_p2 = ($signed(zext_ln43_1_reg_2830) + $signed(10'd652));

assign add_ln49_28_fu_1362_p2 = ($signed(zext_ln43_4_reg_3155) + $signed(9'd324));

assign add_ln49_2_fu_1032_p2 = (select_ln41_reg_2821 + 9'd2);

assign add_ln49_34_fu_1386_p2 = ($signed(zext_ln43_4_reg_3155) + $signed(9'd325));

assign add_ln49_4_fu_1100_p2 = (trunc_ln43_1_fu_1090_p4 + 7'd1);

assign add_ln49_6_fu_1113_p2 = (select_ln41_reg_2821 + 9'd4);

assign add_ln49_8_fu_1145_p2 = (tmp_149_reg_2888 + 8'd108);

assign add_ln49_fu_986_p2 = (select_ln41_fu_968_p3 + 9'd1);

assign add_ln51_1_fu_1506_p2 = (zext_ln43_reg_2852 + p_cast48_cast_fu_1480_p1);

assign add_ln51_2_fu_2552_p0 = reg_925;

assign add_ln51_2_fu_2552_p2 = ($signed(add_ln51_2_fu_2552_p0) + $signed(trunc_ln3_fu_2521_p4));

assign add_ln51_fu_2534_p2 = ($signed(sext_ln51_fu_2530_p1) + $signed(conv_i_i16_i86_i20_fu_2517_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage10;

assign ap_ready = ap_ready_sig;

assign arrayidx10_sum_1158_cast_fu_1490_p1 = arrayidx10_sum_1158_fu_1484_p2;

assign arrayidx10_sum_1158_fu_1484_p2 = (p_cast40_cast_fu_1450_p1 + 7'd25);

assign arrayidx10_sum_1_1_cast_fu_1916_p1 = arrayidx10_sum_1_1_fu_1911_p2;

assign arrayidx10_sum_1_1_fu_1911_p2 = (p_cast40_cast_reg_3477 + 7'd30);

assign arrayidx10_sum_1_2_cast_fu_1926_p1 = arrayidx10_sum_1_2_fu_1921_p2;

assign arrayidx10_sum_1_2_fu_1921_p2 = (p_cast40_cast_reg_3477 + 7'd31);

assign arrayidx10_sum_1_3_cast_fu_1947_p1 = arrayidx10_sum_1_3_fu_1942_p2;

assign arrayidx10_sum_1_3_fu_1942_p2 = (p_cast40_cast_reg_3477 + 7'd32);

assign arrayidx10_sum_1_4_cast_fu_1957_p1 = arrayidx10_sum_1_4_fu_1952_p2;

assign arrayidx10_sum_1_4_fu_1952_p2 = (p_cast40_cast_reg_3477 + 7'd33);

assign arrayidx10_sum_1_cast_fu_1899_p1 = arrayidx10_sum_1_fu_1894_p2;

assign arrayidx10_sum_1_fu_1894_p2 = (p_cast40_cast_reg_3477 + 7'd29);

assign arrayidx10_sum_2170_cast_fu_1501_p1 = arrayidx10_sum_2170_fu_1495_p2;

assign arrayidx10_sum_2170_fu_1495_p2 = (p_cast40_cast_fu_1450_p1 + 7'd26);

assign arrayidx10_sum_2_1_cast_fu_2011_p1 = arrayidx10_sum_2_1_fu_2006_p2;

assign arrayidx10_sum_2_1_fu_2006_p2 = (p_cast40_cast_reg_3477 + 7'd35);

assign arrayidx10_sum_2_2_cast_fu_2045_p1 = arrayidx10_sum_2_2_fu_2040_p2;

assign arrayidx10_sum_2_2_fu_2040_p2 = (p_cast40_cast_reg_3477 + 7'd36);

assign arrayidx10_sum_2_3_cast_fu_2055_p1 = arrayidx10_sum_2_3_fu_2050_p2;

assign arrayidx10_sum_2_3_fu_2050_p2 = (p_cast40_cast_reg_3477 + 7'd37);

assign arrayidx10_sum_2_4_cast_fu_2089_p1 = arrayidx10_sum_2_4_fu_2084_p2;

assign arrayidx10_sum_2_4_fu_2084_p2 = (p_cast40_cast_reg_3477 + 7'd38);

assign arrayidx10_sum_2_cast_fu_2001_p1 = arrayidx10_sum_2_fu_1996_p2;

assign arrayidx10_sum_2_fu_1996_p2 = (p_cast40_cast_reg_3477 + 7'd34);

assign arrayidx10_sum_3182_cast_fu_1531_p1 = arrayidx10_sum_3182_fu_1526_p2;

assign arrayidx10_sum_3182_fu_1526_p2 = (p_cast40_cast_reg_3477 + 7'd27);

assign arrayidx10_sum_3_1_cast_fu_2133_p1 = arrayidx10_sum_3_1_fu_2128_p2;

assign arrayidx10_sum_3_1_fu_2128_p2 = (p_cast40_cast_reg_3477 + 7'd40);

assign arrayidx10_sum_3_2_cast_fu_2143_p1 = arrayidx10_sum_3_2_fu_2138_p2;

assign arrayidx10_sum_3_2_fu_2138_p2 = (p_cast40_cast_reg_3477 + 7'd41);

assign arrayidx10_sum_3_3_cast_fu_2405_p1 = arrayidx10_sum_3_3_fu_2400_p2;

assign arrayidx10_sum_3_3_fu_2400_p2 = (p_cast40_cast_reg_3477_pp0_iter2_reg + 7'd42);

assign arrayidx10_sum_3_4_cast_fu_2415_p1 = arrayidx10_sum_3_4_fu_2410_p2;

assign arrayidx10_sum_3_4_fu_2410_p2 = (p_cast40_cast_reg_3477_pp0_iter2_reg + 7'd43);

assign arrayidx10_sum_3_cast_fu_2099_p1 = arrayidx10_sum_3_fu_2094_p2;

assign arrayidx10_sum_3_fu_2094_p2 = (p_cast40_cast_reg_3477 + 7'd39);

assign arrayidx10_sum_4_cast_fu_1889_p1 = arrayidx10_sum_4_fu_1884_p2;

assign arrayidx10_sum_4_fu_1884_p2 = (p_cast40_cast_reg_3477 + 7'd28);

assign arrayidx10_sum_cast_fu_1521_p1 = arrayidx10_sum_fu_1516_p2;

assign arrayidx10_sum_fu_1516_p2 = (p_cast40_cast_reg_3477 + 7'd24);

assign arrayidx9_sum_cast_cast_cast_cast_fu_2448_p1 = $unsigned(arrayidx9_sum_cast_cast_cast_fu_2444_p1);

assign arrayidx9_sum_cast_cast_cast_fu_2444_p1 = $signed(arrayidx9_sum_fu_2437_p3);

assign arrayidx9_sum_fu_2437_p3 = {{3'd5}, {select_ln41_1_reg_3472_pp0_iter2_reg}};

assign conv_i_i16_i86_i20_fu_2517_p0 = reg_925;

assign conv_i_i16_i86_i20_fu_2517_p1 = conv_i_i16_i86_i20_fu_2517_p0;

assign empty_211_fu_1444_p2 = (p_shl1_fu_1424_p3 + p_shl75_fu_1440_p1);

assign empty_212_fu_1474_p2 = (p_shl_fu_1454_p3 + p_shl73_fu_1470_p1);

assign empty_fu_1420_p1 = select_ln41_1_fu_1413_p3[1:0];

assign grp_fu_2567_p0 = zext_ln43_1_fu_976_p1;

assign grp_fu_2567_p1 = 10'd325;

assign grp_fu_2567_p2 = 21'd1366;

assign grp_fu_2576_p0 = zext_ln43_1_fu_976_p1;

assign grp_fu_2576_p1 = 10'd326;

assign grp_fu_2576_p2 = 21'd1366;

assign grp_fu_2585_p0 = zext_ln43_1_fu_976_p1;

assign grp_fu_2585_p1 = 10'd328;

assign grp_fu_2585_p2 = 21'd1366;

assign grp_fu_2594_p0 = zext_ln43_fu_1029_p1;

assign grp_fu_2594_p1 = 11'd973;

assign grp_fu_2594_p2 = 23'd2731;

assign grp_fu_2603_p0 = zext_ln43_fu_1029_p1;

assign grp_fu_2603_p1 = 11'd974;

assign grp_fu_2603_p2 = 23'd2731;

assign grp_fu_2612_p0 = zext_ln43_reg_2852;

assign grp_fu_2612_p1 = 11'd976;

assign grp_fu_2612_p2 = 23'd2731;

assign grp_fu_2620_p2 = {{tmp_103_fu_1971_p4}, {8'd0}};

assign grp_fu_2629_p2 = {{tmp_104_fu_2016_p4}, {8'd0}};

assign grp_fu_2638_p2 = {{tmp_105_fu_2060_p4}, {8'd0}};

assign grp_fu_2647_p2 = {{tmp_106_fu_2104_p4}, {8'd0}};

assign grp_fu_2656_p2 = {{tmp_107_fu_2148_p4}, {8'd0}};

assign grp_fu_2665_p2 = {{tmp_108_fu_2168_p4}, {8'd0}};

assign grp_fu_2674_p2 = {{tmp_109_fu_2189_p4}, {8'd0}};

assign grp_fu_2683_p2 = {{tmp_110_reg_3879}, {8'd0}};

assign grp_fu_2692_p2 = {{tmp_111_fu_2242_p4}, {8'd0}};

assign grp_fu_2701_p2 = {{tmp_112_fu_2265_p4}, {8'd0}};

assign grp_fu_2710_p2 = {{tmp_113_fu_2288_p4}, {8'd0}};

assign grp_fu_2719_p2 = {{tmp_114_fu_2311_p4}, {8'd0}};

assign grp_fu_2728_p2 = {{tmp_115_fu_2334_p4}, {8'd0}};

assign grp_fu_2737_p2 = {{tmp_116_fu_2357_p4}, {8'd0}};

assign grp_fu_2746_p2 = {{tmp_117_fu_2380_p4}, {8'd0}};

assign grp_fu_2755_p2 = {{tmp_118_fu_2420_p4}, {8'd0}};

assign grp_fu_2764_p2 = {{tmp_119_fu_2453_p4}, {8'd0}};

assign grp_fu_2773_p2 = {{tmp_120_reg_4044}, {8'd0}};

assign grp_fu_2782_p2 = {{tmp_121_fu_2500_p4}, {8'd0}};

assign grp_fu_980_p1 = 9'd3;

assign icmp_ln41_fu_947_p2 = ((ap_sig_allocacmp_indvar_flatten9_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_962_p2 = ((ap_sig_allocacmp_y_1_load == 9'd320) ? 1'b1 : 1'b0);

assign mul_ln43_fu_1067_p0 = mul_ln43_fu_1067_p00;

assign mul_ln43_fu_1067_p00 = select_ln41_reg_2821;

assign mul_ln43_fu_1067_p1 = 19'd683;

assign mul_ln49_20_fu_996_p0 = mul_ln49_20_fu_996_p00;

assign mul_ln49_20_fu_996_p00 = add_ln49_fu_986_p2;

assign mul_ln49_20_fu_996_p1 = 19'd683;

assign mul_ln49_21_fu_1041_p0 = mul_ln49_21_fu_1041_p00;

assign mul_ln49_21_fu_1041_p00 = add_ln49_2_fu_1032_p2;

assign mul_ln49_21_fu_1041_p1 = 19'd683;

assign mul_ln49_22_fu_1122_p0 = mul_ln49_22_fu_1122_p00;

assign mul_ln49_22_fu_1122_p00 = add_ln49_6_fu_1113_p2;

assign mul_ln49_22_fu_1122_p1 = 19'd683;

assign mul_ln49_26_fu_1241_p0 = mul_ln49_26_fu_1241_p00;

assign mul_ln49_26_fu_1241_p00 = add_ln49_20_fu_1232_p2;

assign mul_ln49_26_fu_1241_p1 = 21'd1366;

assign mul_ln49_27_fu_1297_p0 = mul_ln49_27_fu_1297_p00;

assign mul_ln49_27_fu_1297_p00 = add_ln49_22_fu_1288_p2;

assign mul_ln49_27_fu_1297_p1 = 21'd1366;

assign mul_ln49_28_fu_1340_p0 = mul_ln49_28_fu_1340_p00;

assign mul_ln49_28_fu_1340_p00 = add_ln49_26_fu_1331_p2;

assign mul_ln49_28_fu_1340_p1 = 21'd1366;

assign p_cast40_cast_fu_1450_p1 = empty_211_fu_1444_p2;

assign p_cast48_cast_fu_1480_p1 = empty_212_fu_1474_p2;

assign p_shl1_fu_1424_p3 = {{empty_fu_1420_p1}, {4'd0}};

assign p_shl73_fu_1470_p1 = tmp_148_fu_1462_p3;

assign p_shl75_fu_1440_p1 = tmp_147_fu_1432_p3;

assign p_shl_fu_1454_p3 = {{empty_fu_1420_p1}, {8'd0}};

assign select_ln41_1_fu_1413_p3 = ((icmp_ln43_reg_2816[0:0] == 1'b1) ? add_ln41_1_fu_1407_p2 : n_fu_202);

assign select_ln41_fu_968_p3 = ((icmp_ln43_fu_962_p2[0:0] == 1'b1) ? 9'd0 : ap_sig_allocacmp_y_1_load);

assign select_ln51_fu_2558_p3 = ((tmp_162_fu_2540_p3[0:0] == 1'b1) ? 16'd0 : add_ln51_2_fu_2552_p2);

assign sext_ln51_fu_2530_p1 = trunc_ln3_fu_2521_p4;

assign tmp_103_fu_1971_p4 = {{mul_ln49_fu_1965_p2[23:8]}};

assign tmp_104_fu_2016_p1 = grp_fu_2620_p3;

assign tmp_104_fu_2016_p4 = {{tmp_104_fu_2016_p1[23:8]}};

assign tmp_105_fu_2060_p1 = grp_fu_2629_p3;

assign tmp_105_fu_2060_p4 = {{tmp_105_fu_2060_p1[23:8]}};

assign tmp_106_fu_2104_p1 = grp_fu_2638_p3;

assign tmp_106_fu_2104_p4 = {{tmp_106_fu_2104_p1[23:8]}};

assign tmp_107_fu_2148_p1 = grp_fu_2647_p3;

assign tmp_107_fu_2148_p4 = {{tmp_107_fu_2148_p1[23:8]}};

assign tmp_108_fu_2168_p1 = grp_fu_2656_p3;

assign tmp_108_fu_2168_p4 = {{tmp_108_fu_2168_p1[23:8]}};

assign tmp_109_fu_2189_p1 = grp_fu_2665_p3;

assign tmp_109_fu_2189_p4 = {{tmp_109_fu_2189_p1[23:8]}};

assign tmp_10_fu_1727_p7 = 'bx;

assign tmp_110_fu_2213_p1 = grp_fu_2674_p3;

assign tmp_111_fu_2242_p1 = grp_fu_2683_p3;

assign tmp_111_fu_2242_p4 = {{tmp_111_fu_2242_p1[23:8]}};

assign tmp_112_fu_2265_p1 = grp_fu_2692_p3;

assign tmp_112_fu_2265_p4 = {{tmp_112_fu_2265_p1[23:8]}};

assign tmp_113_fu_2288_p1 = grp_fu_2701_p3;

assign tmp_113_fu_2288_p4 = {{tmp_113_fu_2288_p1[23:8]}};

assign tmp_114_fu_2311_p1 = grp_fu_2710_p3;

assign tmp_114_fu_2311_p4 = {{tmp_114_fu_2311_p1[23:8]}};

assign tmp_115_fu_2334_p1 = grp_fu_2719_p3;

assign tmp_115_fu_2334_p4 = {{tmp_115_fu_2334_p1[23:8]}};

assign tmp_116_fu_2357_p1 = grp_fu_2728_p3;

assign tmp_116_fu_2357_p4 = {{tmp_116_fu_2357_p1[23:8]}};

assign tmp_117_fu_2380_p1 = grp_fu_2737_p3;

assign tmp_117_fu_2380_p4 = {{tmp_117_fu_2380_p1[23:8]}};

assign tmp_118_fu_2420_p1 = grp_fu_2746_p3;

assign tmp_118_fu_2420_p4 = {{tmp_118_fu_2420_p1[23:8]}};

assign tmp_119_fu_2453_p1 = grp_fu_2755_p3;

assign tmp_119_fu_2453_p4 = {{tmp_119_fu_2453_p1[23:8]}};

assign tmp_11_fu_1744_p7 = 'bx;

assign tmp_120_fu_2477_p1 = grp_fu_2764_p3;

assign tmp_121_fu_2500_p1 = grp_fu_2773_p3;

assign tmp_121_fu_2500_p4 = {{tmp_121_fu_2500_p1[23:8]}};

assign tmp_12_fu_1761_p7 = 'bx;

assign tmp_13_fu_1778_p7 = 'bx;

assign tmp_147_fu_1432_p3 = {{select_ln41_1_fu_1413_p3}, {2'd0}};

assign tmp_148_fu_1462_p3 = {{select_ln41_1_fu_1413_p3}, {6'd0}};

assign tmp_149_fu_1073_p4 = {{mul_ln43_fu_1067_p2[18:11]}};

assign tmp_14_fu_1795_p7 = 'bx;

assign tmp_150_fu_1002_p4 = {{mul_ln49_20_fu_996_p2[18:11]}};

assign tmp_151_fu_1047_p4 = {{mul_ln49_21_fu_1041_p2[18:11]}};

assign tmp_152_fu_1128_p4 = {{mul_ln49_22_fu_1122_p2[18:11]}};

assign tmp_153_fu_1157_p1 = grp_fu_2567_p3;

assign tmp_154_fu_1166_p1 = grp_fu_2576_p3;

assign tmp_155_fu_1175_p1 = grp_fu_2585_p3;

assign tmp_159_fu_1196_p1 = grp_fu_2594_p3;

assign tmp_15_fu_1812_p7 = 'bx;

assign tmp_160_fu_1205_p1 = grp_fu_2603_p3;

assign tmp_161_fu_1257_p1 = grp_fu_2612_p3;

assign tmp_162_fu_2540_p3 = add_ln51_fu_2534_p2[32'd16];

assign tmp_16_fu_1829_p7 = 'bx;

assign tmp_17_fu_1846_p7 = 'bx;

assign tmp_18_fu_1863_p7 = 'bx;

assign tmp_1_fu_1557_p7 = 'bx;

assign tmp_2_fu_1574_p7 = 'bx;

assign tmp_3_fu_1591_p7 = 'bx;

assign tmp_4_fu_1608_p7 = 'bx;

assign tmp_5_fu_1625_p7 = 'bx;

assign tmp_6_fu_1642_p7 = 'bx;

assign tmp_7_fu_1659_p7 = 'bx;

assign tmp_8_fu_1676_p7 = 'bx;

assign tmp_9_fu_1693_p7 = 'bx;

assign tmp_fu_1540_p7 = 'bx;

assign tmp_s_fu_1710_p7 = 'bx;

assign trunc_ln3_fu_2521_p1 = grp_fu_2782_p3;

assign trunc_ln3_fu_2521_p4 = {{trunc_ln3_fu_2521_p1[23:8]}};

assign trunc_ln43_1_fu_1090_p4 = {{mul_ln43_fu_1067_p2[17:11]}};

assign trunc_ln43_fu_1536_p1 = grp_fu_980_p2[1:0];

assign zext_ln43_1_fu_976_p1 = select_ln41_fu_968_p3;

assign zext_ln43_2_fu_1083_p1 = tmp_149_fu_1073_p4;

assign zext_ln43_4_fu_1266_p1 = tmp_149_reg_2888;

assign zext_ln43_fu_1029_p1 = select_ln41_reg_2821;

assign zext_ln49_11_fu_1190_p1 = tmp_154_reg_3005;

assign zext_ln49_12_fu_1219_p1 = add_ln49_14_fu_1214_p2;

assign zext_ln49_14_fu_1226_p1 = tmp_155_reg_3010;

assign zext_ln49_15_fu_1275_p1 = add_ln49_18_fu_1269_p2;

assign zext_ln49_17_fu_1282_p1 = tmp_156_reg_3145;

assign zext_ln49_19_fu_1313_p1 = tmp_157_reg_3222;

assign zext_ln49_20_fu_1324_p1 = add_ln49_24_fu_1319_p2;

assign zext_ln49_22_fu_1356_p1 = tmp_158_reg_3287;

assign zext_ln49_23_fu_1367_p1 = add_ln49_28_fu_1362_p2;

assign zext_ln49_25_fu_1374_p1 = tmp_159_reg_3075;

assign zext_ln49_27_fu_1380_p1 = tmp_160_reg_3080;

assign zext_ln49_28_fu_1391_p1 = add_ln49_34_fu_1386_p2;

assign zext_ln49_2_fu_1057_p1 = tmp_151_fu_1047_p4;

assign zext_ln49_30_fu_1398_p1 = tmp_161_reg_3150;

assign zext_ln49_4_fu_1106_p1 = add_ln49_4_fu_1100_p2;

assign zext_ln49_6_fu_1138_p1 = tmp_152_fu_1128_p4;

assign zext_ln49_7_fu_1150_p1 = add_ln49_8_fu_1145_p2;

assign zext_ln49_9_fu_1184_p1 = tmp_153_reg_3000;

assign zext_ln49_fu_1012_p1 = tmp_150_fu_1002_p4;

assign zext_ln51_fu_2548_p1 = add_ln51_1_reg_3539_pp0_iter3_reg;

always @ (posedge ap_clk) begin
    zext_ln43_1_reg_2830[9] <= 1'b0;
    zext_ln43_reg_2852[10:9] <= 2'b00;
    zext_ln43_4_reg_3155[8] <= 1'b0;
    p_cast40_cast_reg_3477[1:0] <= 2'b00;
    p_cast40_cast_reg_3477[6] <= 1'b0;
    p_cast40_cast_reg_3477_pp0_iter2_reg[1:0] <= 2'b00;
    p_cast40_cast_reg_3477_pp0_iter2_reg[6] <= 1'b0;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
