
sp-ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdc8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  0800bf58  0800bf58  0001bf58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6e0  0800c6e0  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6e0  0800c6e0  0001c6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6e8  0800c6e8  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6e8  0800c6e8  0001c6e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6ec  0800c6ec  0001c6ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800c6f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bbc  20000238  0800c928  00020238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000df4  0800c928  00020df4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e3a  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003576  00000000  00000000  000380a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001648  00000000  00000000  0003b618  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001500  00000000  00000000  0003cc60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024626  00000000  00000000  0003e160  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013a2c  00000000  00000000  00062786  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d780b  00000000  00000000  000761b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014d9bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066c8  00000000  00000000  0014da38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bf40 	.word	0x0800bf40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	0800bf40 	.word	0x0800bf40

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b972 	b.w	8000ec4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4688      	mov	r8, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14b      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4615      	mov	r5, r2
 8000c0a:	d967      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0720 	rsb	r7, r2, #32
 8000c16:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c1e:	4095      	lsls	r5, r2
 8000c20:	ea47 0803 	orr.w	r8, r7, r3
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c30:	fa1f fc85 	uxth.w	ip, r5
 8000c34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c4a:	f080 811b 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8118 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c54:	3f02      	subs	r7, #2
 8000c56:	442b      	add	r3, r5
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6c:	45a4      	cmp	ip, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	192c      	adds	r4, r5, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8107 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	f240 8104 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c80:	3802      	subs	r0, #2
 8000c82:	442c      	add	r4, r5
 8000c84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c88:	eba4 040c 	sub.w	r4, r4, ip
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	b11e      	cbz	r6, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c6 4300 	strd	r4, r3, [r6]
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0xbe>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80eb 	beq.w	8000e7e <__udivmoddi4+0x286>
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e9c6 0100 	strd	r0, r1, [r6]
 8000cae:	4638      	mov	r0, r7
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f783 	clz	r7, r3
 8000cba:	2f00      	cmp	r7, #0
 8000cbc:	d147      	bne.n	8000d4e <__udivmoddi4+0x156>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0xd0>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80fa 	bhi.w	8000ebc <__udivmoddi4+0x2c4>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb61 0303 	sbc.w	r3, r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d0e0      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000cd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cda:	e7dd      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000cdc:	b902      	cbnz	r2, 8000ce0 <__udivmoddi4+0xe8>
 8000cde:	deff      	udf	#255	; 0xff
 8000ce0:	fab2 f282 	clz	r2, r2
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f040 808f 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000cea:	1b49      	subs	r1, r1, r5
 8000cec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf0:	fa1f f885 	uxth.w	r8, r5
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d04:	fb08 f10c 	mul.w	r1, r8, ip
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0c:	18eb      	adds	r3, r5, r3
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4299      	cmp	r1, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x14c>
 8000d34:	192c      	adds	r4, r5, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x14a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80b6 	bhi.w	8000eae <__udivmoddi4+0x2b6>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e79f      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d52:	40bb      	lsls	r3, r7
 8000d54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d6c:	4325      	orrs	r5, r4
 8000d6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d72:	0c2c      	lsrs	r4, r5, #16
 8000d74:	fb08 3319 	mls	r3, r8, r9, r3
 8000d78:	fa1f fa8e 	uxth.w	sl, lr
 8000d7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d80:	fb09 f40a 	mul.w	r4, r9, sl
 8000d84:	429c      	cmp	r4, r3
 8000d86:	fa02 f207 	lsl.w	r2, r2, r7
 8000d8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1e 0303 	adds.w	r3, lr, r3
 8000d94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d98:	f080 8087 	bcs.w	8000eaa <__udivmoddi4+0x2b2>
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	f240 8084 	bls.w	8000eaa <__udivmoddi4+0x2b2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	4473      	add	r3, lr
 8000da8:	1b1b      	subs	r3, r3, r4
 8000daa:	b2ad      	uxth	r5, r5
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000db8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dbc:	45a2      	cmp	sl, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	d26b      	bcs.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	d969      	bls.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	4474      	add	r4, lr
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dda:	eba4 040a 	sub.w	r4, r4, sl
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c2      	mov	sl, r8
 8000de2:	464b      	mov	r3, r9
 8000de4:	d354      	bcc.n	8000e90 <__udivmoddi4+0x298>
 8000de6:	d051      	beq.n	8000e8c <__udivmoddi4+0x294>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d069      	beq.n	8000ec0 <__udivmoddi4+0x2c8>
 8000dec:	ebb1 050a 	subs.w	r5, r1, sl
 8000df0:	eb64 0403 	sbc.w	r4, r4, r3
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	40fc      	lsrs	r4, r7
 8000dfc:	ea4c 0505 	orr.w	r5, ip, r5
 8000e00:	e9c6 5400 	strd	r5, r4, [r6]
 8000e04:	2700      	movs	r7, #0
 8000e06:	e747      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e08:	f1c2 0320 	rsb	r3, r2, #32
 8000e0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e10:	4095      	lsls	r5, r2
 8000e12:	fa01 f002 	lsl.w	r0, r1, r2
 8000e16:	fa21 f303 	lsr.w	r3, r1, r3
 8000e1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e1e:	4338      	orrs	r0, r7
 8000e20:	0c01      	lsrs	r1, r0, #16
 8000e22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e26:	fa1f f885 	uxth.w	r8, r5
 8000e2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb07 f308 	mul.w	r3, r7, r8
 8000e36:	428b      	cmp	r3, r1
 8000e38:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x256>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e44:	d22f      	bcs.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d92d      	bls.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e4a:	3f02      	subs	r7, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1acb      	subs	r3, r1, r3
 8000e50:	b281      	uxth	r1, r0
 8000e52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e5e:	fb00 f308 	mul.w	r3, r0, r8
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x27e>
 8000e66:	1869      	adds	r1, r5, r1
 8000e68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e6c:	d217      	bcs.n	8000e9e <__udivmoddi4+0x2a6>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d915      	bls.n	8000e9e <__udivmoddi4+0x2a6>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4429      	add	r1, r5
 8000e76:	1ac9      	subs	r1, r1, r3
 8000e78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e7c:	e73b      	b.n	8000cf6 <__udivmoddi4+0xfe>
 8000e7e:	4637      	mov	r7, r6
 8000e80:	4630      	mov	r0, r6
 8000e82:	e709      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e84:	4607      	mov	r7, r0
 8000e86:	e6e7      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e6fb      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e8c:	4541      	cmp	r1, r8
 8000e8e:	d2ab      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e94:	eb69 020e 	sbc.w	r2, r9, lr
 8000e98:	3801      	subs	r0, #1
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	e7a4      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000e9e:	4660      	mov	r0, ip
 8000ea0:	e7e9      	b.n	8000e76 <__udivmoddi4+0x27e>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e795      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea6:	4667      	mov	r7, ip
 8000ea8:	e7d1      	b.n	8000e4e <__udivmoddi4+0x256>
 8000eaa:	4681      	mov	r9, r0
 8000eac:	e77c      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	442c      	add	r4, r5
 8000eb2:	e747      	b.n	8000d44 <__udivmoddi4+0x14c>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	442b      	add	r3, r5
 8000eba:	e72f      	b.n	8000d1c <__udivmoddi4+0x124>
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	e708      	b.n	8000cd2 <__udivmoddi4+0xda>
 8000ec0:	4637      	mov	r7, r6
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0xa0>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <HTTP_Init>:

#define MAX_PAGE_SIZE	500

char WEBPAGE[MAX_PAGE_SIZE];

void HTTP_Init(void) {
 8000ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	strcpy(WEBPAGE, "HTTP/1.1 200 OK\r\n");
 8000ecc:	4ab4      	ldr	r2, [pc, #720]	; (80011a0 <HTTP_Init+0x2d8>)
 8000ece:	4bb5      	ldr	r3, [pc, #724]	; (80011a4 <HTTP_Init+0x2dc>)
 8000ed0:	4615      	mov	r5, r2
 8000ed2:	461c      	mov	r4, r3
 8000ed4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ed6:	6028      	str	r0, [r5, #0]
 8000ed8:	6069      	str	r1, [r5, #4]
 8000eda:	60aa      	str	r2, [r5, #8]
 8000edc:	60eb      	str	r3, [r5, #12]
 8000ede:	8823      	ldrh	r3, [r4, #0]
 8000ee0:	822b      	strh	r3, [r5, #16]
	strcat(WEBPAGE, "Content-Type: text/html\r\n");
 8000ee2:	48af      	ldr	r0, [pc, #700]	; (80011a0 <HTTP_Init+0x2d8>)
 8000ee4:	f7ff f97e 	bl	80001e4 <strlen>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	461a      	mov	r2, r3
 8000eec:	4bac      	ldr	r3, [pc, #688]	; (80011a0 <HTTP_Init+0x2d8>)
 8000eee:	4413      	add	r3, r2
 8000ef0:	4aad      	ldr	r2, [pc, #692]	; (80011a8 <HTTP_Init+0x2e0>)
 8000ef2:	461d      	mov	r5, r3
 8000ef4:	4614      	mov	r4, r2
 8000ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ef8:	6028      	str	r0, [r5, #0]
 8000efa:	6069      	str	r1, [r5, #4]
 8000efc:	60aa      	str	r2, [r5, #8]
 8000efe:	60eb      	str	r3, [r5, #12]
 8000f00:	cc03      	ldmia	r4!, {r0, r1}
 8000f02:	6128      	str	r0, [r5, #16]
 8000f04:	6169      	str	r1, [r5, #20]
 8000f06:	8823      	ldrh	r3, [r4, #0]
 8000f08:	832b      	strh	r3, [r5, #24]
	strcat(WEBPAGE, "Content-Lenght: 398\r\n");
 8000f0a:	48a5      	ldr	r0, [pc, #660]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f0c:	f7ff f96a 	bl	80001e4 <strlen>
 8000f10:	4603      	mov	r3, r0
 8000f12:	461a      	mov	r2, r3
 8000f14:	4ba2      	ldr	r3, [pc, #648]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f16:	4413      	add	r3, r2
 8000f18:	4aa4      	ldr	r2, [pc, #656]	; (80011ac <HTTP_Init+0x2e4>)
 8000f1a:	461d      	mov	r5, r3
 8000f1c:	4614      	mov	r4, r2
 8000f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f20:	6028      	str	r0, [r5, #0]
 8000f22:	6069      	str	r1, [r5, #4]
 8000f24:	60aa      	str	r2, [r5, #8]
 8000f26:	60eb      	str	r3, [r5, #12]
 8000f28:	6820      	ldr	r0, [r4, #0]
 8000f2a:	6128      	str	r0, [r5, #16]
 8000f2c:	88a3      	ldrh	r3, [r4, #4]
 8000f2e:	82ab      	strh	r3, [r5, #20]
	strcat(WEBPAGE, "Connection: close\r\n\r\n");
 8000f30:	489b      	ldr	r0, [pc, #620]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f32:	f7ff f957 	bl	80001e4 <strlen>
 8000f36:	4603      	mov	r3, r0
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4b99      	ldr	r3, [pc, #612]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4a9c      	ldr	r2, [pc, #624]	; (80011b0 <HTTP_Init+0x2e8>)
 8000f40:	461d      	mov	r5, r3
 8000f42:	4614      	mov	r4, r2
 8000f44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f46:	6028      	str	r0, [r5, #0]
 8000f48:	6069      	str	r1, [r5, #4]
 8000f4a:	60aa      	str	r2, [r5, #8]
 8000f4c:	60eb      	str	r3, [r5, #12]
 8000f4e:	6820      	ldr	r0, [r4, #0]
 8000f50:	6128      	str	r0, [r5, #16]
 8000f52:	88a3      	ldrh	r3, [r4, #4]
 8000f54:	82ab      	strh	r3, [r5, #20]
	strcat(WEBPAGE, "<!DOCTYPE html>\r\n<html>\r\n<head>\r\n");
 8000f56:	4892      	ldr	r0, [pc, #584]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f58:	f7ff f944 	bl	80001e4 <strlen>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b8f      	ldr	r3, [pc, #572]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f62:	4413      	add	r3, r2
 8000f64:	4a93      	ldr	r2, [pc, #588]	; (80011b4 <HTTP_Init+0x2ec>)
 8000f66:	4614      	mov	r4, r2
 8000f68:	469c      	mov	ip, r3
 8000f6a:	f104 0e20 	add.w	lr, r4, #32
 8000f6e:	4665      	mov	r5, ip
 8000f70:	4626      	mov	r6, r4
 8000f72:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f74:	6028      	str	r0, [r5, #0]
 8000f76:	6069      	str	r1, [r5, #4]
 8000f78:	60aa      	str	r2, [r5, #8]
 8000f7a:	60eb      	str	r3, [r5, #12]
 8000f7c:	3410      	adds	r4, #16
 8000f7e:	f10c 0c10 	add.w	ip, ip, #16
 8000f82:	4574      	cmp	r4, lr
 8000f84:	d1f3      	bne.n	8000f6e <HTTP_Init+0xa6>
 8000f86:	4662      	mov	r2, ip
 8000f88:	4623      	mov	r3, r4
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	8013      	strh	r3, [r2, #0]
	strcat(WEBPAGE, "<title>Dioda RGB</title>\r\n</head>\r\n");
 8000f8e:	4884      	ldr	r0, [pc, #528]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f90:	f7ff f928 	bl	80001e4 <strlen>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	4b81      	ldr	r3, [pc, #516]	; (80011a0 <HTTP_Init+0x2d8>)
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4a86      	ldr	r2, [pc, #536]	; (80011b8 <HTTP_Init+0x2f0>)
 8000f9e:	4614      	mov	r4, r2
 8000fa0:	469c      	mov	ip, r3
 8000fa2:	f104 0e20 	add.w	lr, r4, #32
 8000fa6:	4665      	mov	r5, ip
 8000fa8:	4626      	mov	r6, r4
 8000faa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000fac:	6028      	str	r0, [r5, #0]
 8000fae:	6069      	str	r1, [r5, #4]
 8000fb0:	60aa      	str	r2, [r5, #8]
 8000fb2:	60eb      	str	r3, [r5, #12]
 8000fb4:	3410      	adds	r4, #16
 8000fb6:	f10c 0c10 	add.w	ip, ip, #16
 8000fba:	4574      	cmp	r4, lr
 8000fbc:	d1f3      	bne.n	8000fa6 <HTTP_Init+0xde>
 8000fbe:	4663      	mov	r3, ip
 8000fc0:	4622      	mov	r2, r4
 8000fc2:	6810      	ldr	r0, [r2, #0]
 8000fc4:	6018      	str	r0, [r3, #0]
	strcat(WEBPAGE, "<body>\r\n<form method=\"get\">\r\n");
 8000fc6:	4876      	ldr	r0, [pc, #472]	; (80011a0 <HTTP_Init+0x2d8>)
 8000fc8:	f7ff f90c 	bl	80001e4 <strlen>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b73      	ldr	r3, [pc, #460]	; (80011a0 <HTTP_Init+0x2d8>)
 8000fd2:	4413      	add	r3, r2
 8000fd4:	4a79      	ldr	r2, [pc, #484]	; (80011bc <HTTP_Init+0x2f4>)
 8000fd6:	461d      	mov	r5, r3
 8000fd8:	4614      	mov	r4, r2
 8000fda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fdc:	6028      	str	r0, [r5, #0]
 8000fde:	6069      	str	r1, [r5, #4]
 8000fe0:	60aa      	str	r2, [r5, #8]
 8000fe2:	60eb      	str	r3, [r5, #12]
 8000fe4:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000fe6:	6128      	str	r0, [r5, #16]
 8000fe8:	6169      	str	r1, [r5, #20]
 8000fea:	61aa      	str	r2, [r5, #24]
 8000fec:	8823      	ldrh	r3, [r4, #0]
 8000fee:	83ab      	strh	r3, [r5, #28]
	strcat(WEBPAGE, "<p><b>Czerwony (0-255):</b> <input type=\"text\"");
 8000ff0:	486b      	ldr	r0, [pc, #428]	; (80011a0 <HTTP_Init+0x2d8>)
 8000ff2:	f7ff f8f7 	bl	80001e4 <strlen>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b69      	ldr	r3, [pc, #420]	; (80011a0 <HTTP_Init+0x2d8>)
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4a70      	ldr	r2, [pc, #448]	; (80011c0 <HTTP_Init+0x2f8>)
 8001000:	4615      	mov	r5, r2
 8001002:	469c      	mov	ip, r3
 8001004:	f105 0e20 	add.w	lr, r5, #32
 8001008:	4664      	mov	r4, ip
 800100a:	462e      	mov	r6, r5
 800100c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800100e:	6020      	str	r0, [r4, #0]
 8001010:	6061      	str	r1, [r4, #4]
 8001012:	60a2      	str	r2, [r4, #8]
 8001014:	60e3      	str	r3, [r4, #12]
 8001016:	3510      	adds	r5, #16
 8001018:	f10c 0c10 	add.w	ip, ip, #16
 800101c:	4575      	cmp	r5, lr
 800101e:	d1f3      	bne.n	8001008 <HTTP_Init+0x140>
 8001020:	4664      	mov	r4, ip
 8001022:	462b      	mov	r3, r5
 8001024:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001026:	6020      	str	r0, [r4, #0]
 8001028:	6061      	str	r1, [r4, #4]
 800102a:	60a2      	str	r2, [r4, #8]
 800102c:	881a      	ldrh	r2, [r3, #0]
 800102e:	789b      	ldrb	r3, [r3, #2]
 8001030:	81a2      	strh	r2, [r4, #12]
 8001032:	73a3      	strb	r3, [r4, #14]
	strcat(WEBPAGE, " name=\"red\" value=\"0\" /></p>\r\n");
 8001034:	485a      	ldr	r0, [pc, #360]	; (80011a0 <HTTP_Init+0x2d8>)
 8001036:	f7ff f8d5 	bl	80001e4 <strlen>
 800103a:	4603      	mov	r3, r0
 800103c:	461a      	mov	r2, r3
 800103e:	4b58      	ldr	r3, [pc, #352]	; (80011a0 <HTTP_Init+0x2d8>)
 8001040:	4413      	add	r3, r2
 8001042:	4a60      	ldr	r2, [pc, #384]	; (80011c4 <HTTP_Init+0x2fc>)
 8001044:	461d      	mov	r5, r3
 8001046:	4614      	mov	r4, r2
 8001048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800104a:	6028      	str	r0, [r5, #0]
 800104c:	6069      	str	r1, [r5, #4]
 800104e:	60aa      	str	r2, [r5, #8]
 8001050:	60eb      	str	r3, [r5, #12]
 8001052:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001054:	6128      	str	r0, [r5, #16]
 8001056:	6169      	str	r1, [r5, #20]
 8001058:	61aa      	str	r2, [r5, #24]
 800105a:	8823      	ldrh	r3, [r4, #0]
 800105c:	78a2      	ldrb	r2, [r4, #2]
 800105e:	83ab      	strh	r3, [r5, #28]
 8001060:	4613      	mov	r3, r2
 8001062:	77ab      	strb	r3, [r5, #30]
	strcat(WEBPAGE, "<p><b>Zielony (0-255):</b> <input type=\"text\"");
 8001064:	484e      	ldr	r0, [pc, #312]	; (80011a0 <HTTP_Init+0x2d8>)
 8001066:	f7ff f8bd 	bl	80001e4 <strlen>
 800106a:	4603      	mov	r3, r0
 800106c:	461a      	mov	r2, r3
 800106e:	4b4c      	ldr	r3, [pc, #304]	; (80011a0 <HTTP_Init+0x2d8>)
 8001070:	4413      	add	r3, r2
 8001072:	4a55      	ldr	r2, [pc, #340]	; (80011c8 <HTTP_Init+0x300>)
 8001074:	4614      	mov	r4, r2
 8001076:	469c      	mov	ip, r3
 8001078:	f104 0e20 	add.w	lr, r4, #32
 800107c:	4665      	mov	r5, ip
 800107e:	4626      	mov	r6, r4
 8001080:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001082:	6028      	str	r0, [r5, #0]
 8001084:	6069      	str	r1, [r5, #4]
 8001086:	60aa      	str	r2, [r5, #8]
 8001088:	60eb      	str	r3, [r5, #12]
 800108a:	3410      	adds	r4, #16
 800108c:	f10c 0c10 	add.w	ip, ip, #16
 8001090:	4574      	cmp	r4, lr
 8001092:	d1f3      	bne.n	800107c <HTTP_Init+0x1b4>
 8001094:	4665      	mov	r5, ip
 8001096:	4623      	mov	r3, r4
 8001098:	cb07      	ldmia	r3!, {r0, r1, r2}
 800109a:	6028      	str	r0, [r5, #0]
 800109c:	6069      	str	r1, [r5, #4]
 800109e:	60aa      	str	r2, [r5, #8]
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	81ab      	strh	r3, [r5, #12]
	strcat(WEBPAGE, " name=\"green\" value=\"0\" /></p>\r\n");
 80010a4:	483e      	ldr	r0, [pc, #248]	; (80011a0 <HTTP_Init+0x2d8>)
 80010a6:	f7ff f89d 	bl	80001e4 <strlen>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b3c      	ldr	r3, [pc, #240]	; (80011a0 <HTTP_Init+0x2d8>)
 80010b0:	4413      	add	r3, r2
 80010b2:	4a46      	ldr	r2, [pc, #280]	; (80011cc <HTTP_Init+0x304>)
 80010b4:	4614      	mov	r4, r2
 80010b6:	469c      	mov	ip, r3
 80010b8:	f104 0e20 	add.w	lr, r4, #32
 80010bc:	4665      	mov	r5, ip
 80010be:	4626      	mov	r6, r4
 80010c0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010c2:	6028      	str	r0, [r5, #0]
 80010c4:	6069      	str	r1, [r5, #4]
 80010c6:	60aa      	str	r2, [r5, #8]
 80010c8:	60eb      	str	r3, [r5, #12]
 80010ca:	3410      	adds	r4, #16
 80010cc:	f10c 0c10 	add.w	ip, ip, #16
 80010d0:	4574      	cmp	r4, lr
 80010d2:	d1f3      	bne.n	80010bc <HTTP_Init+0x1f4>
 80010d4:	4663      	mov	r3, ip
 80010d6:	4622      	mov	r2, r4
 80010d8:	7812      	ldrb	r2, [r2, #0]
 80010da:	701a      	strb	r2, [r3, #0]
	strcat(WEBPAGE, "<p><b>Niebieski (0-255):</b> <input type=\"text\"");
 80010dc:	4830      	ldr	r0, [pc, #192]	; (80011a0 <HTTP_Init+0x2d8>)
 80010de:	f7ff f881 	bl	80001e4 <strlen>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b2e      	ldr	r3, [pc, #184]	; (80011a0 <HTTP_Init+0x2d8>)
 80010e8:	4413      	add	r3, r2
 80010ea:	4a39      	ldr	r2, [pc, #228]	; (80011d0 <HTTP_Init+0x308>)
 80010ec:	4614      	mov	r4, r2
 80010ee:	469c      	mov	ip, r3
 80010f0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80010f4:	4665      	mov	r5, ip
 80010f6:	4626      	mov	r6, r4
 80010f8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010fa:	6028      	str	r0, [r5, #0]
 80010fc:	6069      	str	r1, [r5, #4]
 80010fe:	60aa      	str	r2, [r5, #8]
 8001100:	60eb      	str	r3, [r5, #12]
 8001102:	3410      	adds	r4, #16
 8001104:	f10c 0c10 	add.w	ip, ip, #16
 8001108:	4574      	cmp	r4, lr
 800110a:	d1f3      	bne.n	80010f4 <HTTP_Init+0x22c>
	strcat(WEBPAGE, " name=\"blue\" value=\"0\" /></p>\r\n");
 800110c:	4824      	ldr	r0, [pc, #144]	; (80011a0 <HTTP_Init+0x2d8>)
 800110e:	f7ff f869 	bl	80001e4 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b22      	ldr	r3, [pc, #136]	; (80011a0 <HTTP_Init+0x2d8>)
 8001118:	4413      	add	r3, r2
 800111a:	4a2e      	ldr	r2, [pc, #184]	; (80011d4 <HTTP_Init+0x30c>)
 800111c:	461c      	mov	r4, r3
 800111e:	4615      	mov	r5, r2
 8001120:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001122:	6020      	str	r0, [r4, #0]
 8001124:	6061      	str	r1, [r4, #4]
 8001126:	60a2      	str	r2, [r4, #8]
 8001128:	60e3      	str	r3, [r4, #12]
 800112a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800112c:	6120      	str	r0, [r4, #16]
 800112e:	6161      	str	r1, [r4, #20]
 8001130:	61a2      	str	r2, [r4, #24]
 8001132:	61e3      	str	r3, [r4, #28]
	strcat(WEBPAGE, "<input type=\"submit\" value=\"Ustaw kolor\" />\r\n");
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <HTTP_Init+0x2d8>)
 8001136:	f7ff f855 	bl	80001e4 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <HTTP_Init+0x2d8>)
 8001140:	4413      	add	r3, r2
 8001142:	4a25      	ldr	r2, [pc, #148]	; (80011d8 <HTTP_Init+0x310>)
 8001144:	4614      	mov	r4, r2
 8001146:	469c      	mov	ip, r3
 8001148:	f104 0e20 	add.w	lr, r4, #32
 800114c:	4665      	mov	r5, ip
 800114e:	4626      	mov	r6, r4
 8001150:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001152:	6028      	str	r0, [r5, #0]
 8001154:	6069      	str	r1, [r5, #4]
 8001156:	60aa      	str	r2, [r5, #8]
 8001158:	60eb      	str	r3, [r5, #12]
 800115a:	3410      	adds	r4, #16
 800115c:	f10c 0c10 	add.w	ip, ip, #16
 8001160:	4574      	cmp	r4, lr
 8001162:	d1f3      	bne.n	800114c <HTTP_Init+0x284>
 8001164:	4665      	mov	r5, ip
 8001166:	4623      	mov	r3, r4
 8001168:	cb07      	ldmia	r3!, {r0, r1, r2}
 800116a:	6028      	str	r0, [r5, #0]
 800116c:	6069      	str	r1, [r5, #4]
 800116e:	60aa      	str	r2, [r5, #8]
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	81ab      	strh	r3, [r5, #12]
	strcat(WEBPAGE, "</form>\r\n</body>\r\n</html>");
 8001174:	480a      	ldr	r0, [pc, #40]	; (80011a0 <HTTP_Init+0x2d8>)
 8001176:	f7ff f835 	bl	80001e4 <strlen>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <HTTP_Init+0x2d8>)
 8001180:	4413      	add	r3, r2
 8001182:	4a16      	ldr	r2, [pc, #88]	; (80011dc <HTTP_Init+0x314>)
 8001184:	461d      	mov	r5, r3
 8001186:	4614      	mov	r4, r2
 8001188:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800118a:	6028      	str	r0, [r5, #0]
 800118c:	6069      	str	r1, [r5, #4]
 800118e:	60aa      	str	r2, [r5, #8]
 8001190:	60eb      	str	r3, [r5, #12]
 8001192:	cc03      	ldmia	r4!, {r0, r1}
 8001194:	6128      	str	r0, [r5, #16]
 8001196:	6169      	str	r1, [r5, #20]
 8001198:	8823      	ldrh	r3, [r4, #0]
 800119a:	832b      	strh	r3, [r5, #24]
}
 800119c:	bf00      	nop
 800119e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011a0:	200004a0 	.word	0x200004a0
 80011a4:	0800bf58 	.word	0x0800bf58
 80011a8:	0800bf6c 	.word	0x0800bf6c
 80011ac:	0800bf88 	.word	0x0800bf88
 80011b0:	0800bfa0 	.word	0x0800bfa0
 80011b4:	0800bfb8 	.word	0x0800bfb8
 80011b8:	0800bfdc 	.word	0x0800bfdc
 80011bc:	0800c000 	.word	0x0800c000
 80011c0:	0800c020 	.word	0x0800c020
 80011c4:	0800c050 	.word	0x0800c050
 80011c8:	0800c070 	.word	0x0800c070
 80011cc:	0800c0a0 	.word	0x0800c0a0
 80011d0:	0800c0c4 	.word	0x0800c0c4
 80011d4:	0800c0f4 	.word	0x0800c0f4
 80011d8:	0800c114 	.word	0x0800c114
 80011dc:	0800c144 	.word	0x0800c144

080011e0 <HTTP_HandleRequest>:

char* HTTP_HandleRequest(char* request) {
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	return (char*) WEBPAGE;
 80011e8:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <HTTP_HandleRequest+0x18>)
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	200004a0 	.word	0x200004a0

080011fc <_LCD_SetRowOffsets>:
uint8_t _displayMode;

uint8_t _currentRow;
uint8_t _currentCol;

void _LCD_SetRowOffsets(int row0, int row1, int row2, int row3) {
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
 8001208:	603b      	str	r3, [r7, #0]
	_rowOffsets[0] = row0;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <_LCD_SetRowOffsets+0x3c>)
 8001210:	701a      	strb	r2, [r3, #0]
	_rowOffsets[1] = row1;
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b08      	ldr	r3, [pc, #32]	; (8001238 <_LCD_SetRowOffsets+0x3c>)
 8001218:	705a      	strb	r2, [r3, #1]
	_rowOffsets[2] = row2;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	b2da      	uxtb	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <_LCD_SetRowOffsets+0x3c>)
 8001220:	709a      	strb	r2, [r3, #2]
	_rowOffsets[3] = row3;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b04      	ldr	r3, [pc, #16]	; (8001238 <_LCD_SetRowOffsets+0x3c>)
 8001228:	70da      	strb	r2, [r3, #3]
}
 800122a:	bf00      	nop
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	200006a4 	.word	0x200006a4

0800123c <_LCD_EnableSignal>:

void _LCD_EnableSignal(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	2140      	movs	r1, #64	; 0x40
 8001244:	480b      	ldr	r0, [pc, #44]	; (8001274 <_LCD_EnableSignal+0x38>)
 8001246:	f005 f8e3 	bl	8006410 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800124a:	2001      	movs	r0, #1
 800124c:	f004 fdd8 	bl	8005e00 <HAL_Delay>
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_SET);
 8001250:	2201      	movs	r2, #1
 8001252:	2140      	movs	r1, #64	; 0x40
 8001254:	4807      	ldr	r0, [pc, #28]	; (8001274 <_LCD_EnableSignal+0x38>)
 8001256:	f005 f8db 	bl	8006410 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800125a:	2001      	movs	r0, #1
 800125c:	f004 fdd0 	bl	8005e00 <HAL_Delay>
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	2140      	movs	r1, #64	; 0x40
 8001264:	4803      	ldr	r0, [pc, #12]	; (8001274 <_LCD_EnableSignal+0x38>)
 8001266:	f005 f8d3 	bl	8006410 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800126a:	2001      	movs	r0, #1
 800126c:	f004 fdc8 	bl	8005e00 <HAL_Delay>
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40021000 	.word	0x40021000

08001278 <_LCD_WriteData>:

void _LCD_WriteData(uint8_t value) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 4; i++) {
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	e012      	b.n	80012ae <_LCD_WriteData+0x36>
		/* Little Endian */
		HAL_GPIO_WritePin(PORT, _readyData[i],
 8001288:	4a0d      	ldr	r2, [pc, #52]	; (80012c0 <_LCD_WriteData+0x48>)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
				((value >> i) & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001290:	79fa      	ldrb	r2, [r7, #7]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	fa42 f303 	asr.w	r3, r2, r3
 8001298:	b2db      	uxtb	r3, r3
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	b2db      	uxtb	r3, r3
		HAL_GPIO_WritePin(PORT, _readyData[i],
 80012a0:	461a      	mov	r2, r3
 80012a2:	4808      	ldr	r0, [pc, #32]	; (80012c4 <_LCD_WriteData+0x4c>)
 80012a4:	f005 f8b4 	bl	8006410 <HAL_GPIO_WritePin>
	for (int i = 0; i < 4; i++) {
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	3301      	adds	r3, #1
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2b03      	cmp	r3, #3
 80012b2:	dde9      	ble.n	8001288 <_LCD_WriteData+0x10>
	}

	_LCD_EnableSignal();
 80012b4:	f7ff ffc2 	bl	800123c <_LCD_EnableSignal>
}
 80012b8:	bf00      	nop
 80012ba:	3710      	adds	r7, #16
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000698 	.word	0x20000698
 80012c4:	40021000 	.word	0x40021000

080012c8 <_LCD_SendByteWithState>:

void _LCD_SendByteWithState(uint8_t value, GPIO_PinState mode) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	460a      	mov	r2, r1
 80012d2:	71fb      	strb	r3, [r7, #7]
 80012d4:	4613      	mov	r3, r2
 80012d6:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(PORT, RS_PIN, mode);
 80012d8:	79bb      	ldrb	r3, [r7, #6]
 80012da:	461a      	mov	r2, r3
 80012dc:	2110      	movs	r1, #16
 80012de:	480b      	ldr	r0, [pc, #44]	; (800130c <_LCD_SendByteWithState+0x44>)
 80012e0:	f005 f896 	bl	8006410 <HAL_GPIO_WritePin>

	if (RW_PIN != 255) {
		HAL_GPIO_WritePin(PORT, RW_PIN, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2120      	movs	r1, #32
 80012e8:	4808      	ldr	r0, [pc, #32]	; (800130c <_LCD_SendByteWithState+0x44>)
 80012ea:	f005 f891 	bl	8006410 <HAL_GPIO_WritePin>
	}

	_LCD_WriteData(value >> 4);
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	091b      	lsrs	r3, r3, #4
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ffbf 	bl	8001278 <_LCD_WriteData>
	_LCD_WriteData(value);
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ffbb 	bl	8001278 <_LCD_WriteData>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40021000 	.word	0x40021000

08001310 <_LCD_SendCommand>:

void _LCD_SendCommand(uint8_t value) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
	_LCD_SendByteWithState(value, GPIO_PIN_RESET);
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff ffd2 	bl	80012c8 <_LCD_SendByteWithState>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <_LCD_SendData>:

void _LCD_SendData(uint8_t value, bool moveCursor) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	460a      	mov	r2, r1
 8001336:	71fb      	strb	r3, [r7, #7]
 8001338:	4613      	mov	r3, r2
 800133a:	71bb      	strb	r3, [r7, #6]
	_LCD_SendByteWithState(value, GPIO_PIN_SET);
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	2101      	movs	r1, #1
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ffc1 	bl	80012c8 <_LCD_SendByteWithState>

	if (moveCursor) {
 8001346:	79bb      	ldrb	r3, [r7, #6]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d021      	beq.n	8001390 <_LCD_SendData+0x64>
		++_currentCol;
 800134c:	4b12      	ldr	r3, [pc, #72]	; (8001398 <_LCD_SendData+0x6c>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	3301      	adds	r3, #1
 8001352:	b2da      	uxtb	r2, r3
 8001354:	4b10      	ldr	r3, [pc, #64]	; (8001398 <_LCD_SendData+0x6c>)
 8001356:	701a      	strb	r2, [r3, #0]
		if (_currentCol >= COLUMNS) {
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <_LCD_SendData+0x6c>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b13      	cmp	r3, #19
 800135e:	d917      	bls.n	8001390 <_LCD_SendData+0x64>
			_currentCol = 0;
 8001360:	4b0d      	ldr	r3, [pc, #52]	; (8001398 <_LCD_SendData+0x6c>)
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
			++_currentRow;
 8001366:	4b0d      	ldr	r3, [pc, #52]	; (800139c <_LCD_SendData+0x70>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	3301      	adds	r3, #1
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <_LCD_SendData+0x70>)
 8001370:	701a      	strb	r2, [r3, #0]

			if (_currentRow >= ROWS) {
 8001372:	4b0a      	ldr	r3, [pc, #40]	; (800139c <_LCD_SendData+0x70>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b03      	cmp	r3, #3
 8001378:	d902      	bls.n	8001380 <_LCD_SendData+0x54>
				_currentRow = 0;
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <_LCD_SendData+0x70>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
			}
			LCD_SetCursor(_currentCol, _currentRow);
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <_LCD_SendData+0x6c>)
 8001382:	781a      	ldrb	r2, [r3, #0]
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <_LCD_SendData+0x70>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4619      	mov	r1, r3
 800138a:	4610      	mov	r0, r2
 800138c:	f000 f900 	bl	8001590 <LCD_SetCursor>
		}
	}
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	200006a9 	.word	0x200006a9
 800139c:	20000694 	.word	0x20000694

080013a0 <LCD_Init>:

void LCD_Init(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08a      	sub	sp, #40	; 0x28
 80013a4:	af00      	add	r7, sp, #0
	/* Piny danych */
	_readyData[0] = D4_PIN;
 80013a6:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <LCD_Init+0x150>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	801a      	strh	r2, [r3, #0]
	_readyData[1] = D5_PIN;
 80013ac:	4b50      	ldr	r3, [pc, #320]	; (80014f0 <LCD_Init+0x150>)
 80013ae:	2202      	movs	r2, #2
 80013b0:	805a      	strh	r2, [r3, #2]
	_readyData[2] = D6_PIN;
 80013b2:	4b4f      	ldr	r3, [pc, #316]	; (80014f0 <LCD_Init+0x150>)
 80013b4:	2204      	movs	r2, #4
 80013b6:	809a      	strh	r2, [r3, #4]
	_readyData[3] = D7_PIN;
 80013b8:	4b4d      	ldr	r3, [pc, #308]	; (80014f0 <LCD_Init+0x150>)
 80013ba:	2208      	movs	r2, #8
 80013bc:	80da      	strh	r2, [r3, #6]

	_displayFunction = FOUR_BIT_MODE | TWO_LINE | TWENTY_DOTS;
 80013be:	4b4d      	ldr	r3, [pc, #308]	; (80014f4 <LCD_Init+0x154>)
 80013c0:	2208      	movs	r2, #8
 80013c2:	701a      	strb	r2, [r3, #0]

	/* Start z wlaczonym podswietleniem */
	LCD_BackgroundOn();
 80013c4:	f000 f8ba 	bl	800153c <LCD_BackgroundOn>
	_LCD_SetRowOffsets(0x00, 0x40, 0x00 + COLUMNS, 0x40 + COLUMNS);
 80013c8:	2354      	movs	r3, #84	; 0x54
 80013ca:	2214      	movs	r2, #20
 80013cc:	2140      	movs	r1, #64	; 0x40
 80013ce:	2000      	movs	r0, #0
 80013d0:	f7ff ff14 	bl	80011fc <_LCD_SetRowOffsets>

	/* Opoznienia sa w celu ustablizowania napiec na diodach ekranu */
	HAL_Delay(50);
 80013d4:	2032      	movs	r0, #50	; 0x32
 80013d6:	f004 fd13 	bl	8005e00 <HAL_Delay>

	HAL_GPIO_WritePin(PORT, RS_PIN, GPIO_PIN_RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	2110      	movs	r1, #16
 80013de:	4846      	ldr	r0, [pc, #280]	; (80014f8 <LCD_Init+0x158>)
 80013e0:	f005 f816 	bl	8006410 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2140      	movs	r1, #64	; 0x40
 80013e8:	4843      	ldr	r0, [pc, #268]	; (80014f8 <LCD_Init+0x158>)
 80013ea:	f005 f811 	bl	8006410 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT, RW_PIN, GPIO_PIN_RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2120      	movs	r1, #32
 80013f2:	4841      	ldr	r0, [pc, #260]	; (80014f8 <LCD_Init+0x158>)
 80013f4:	f005 f80c 	bl	8006410 <HAL_GPIO_WritePin>

	/* procedura inicjalizacji dzialania na 4 bitach danych */
	_LCD_WriteData(0x03);
 80013f8:	2003      	movs	r0, #3
 80013fa:	f7ff ff3d 	bl	8001278 <_LCD_WriteData>
	HAL_Delay(5);
 80013fe:	2005      	movs	r0, #5
 8001400:	f004 fcfe 	bl	8005e00 <HAL_Delay>

	_LCD_WriteData(0x03);
 8001404:	2003      	movs	r0, #3
 8001406:	f7ff ff37 	bl	8001278 <_LCD_WriteData>
	HAL_Delay(5);
 800140a:	2005      	movs	r0, #5
 800140c:	f004 fcf8 	bl	8005e00 <HAL_Delay>

	_LCD_WriteData(0x03);
 8001410:	2003      	movs	r0, #3
 8001412:	f7ff ff31 	bl	8001278 <_LCD_WriteData>
	HAL_Delay(1);
 8001416:	2001      	movs	r0, #1
 8001418:	f004 fcf2 	bl	8005e00 <HAL_Delay>

	_LCD_WriteData(0x02);
 800141c:	2002      	movs	r0, #2
 800141e:	f7ff ff2b 	bl	8001278 <_LCD_WriteData>
	_LCD_SendCommand(FUNCTION_SET | _displayFunction);
 8001422:	4b34      	ldr	r3, [pc, #208]	; (80014f4 <LCD_Init+0x154>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	f043 0320 	orr.w	r3, r3, #32
 800142a:	b2db      	uxtb	r3, r3
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff6f 	bl	8001310 <_LCD_SendCommand>
	_displayControl = DISPLAY_ON | CURSOR_OFF | BLINK_OFF;
 8001432:	4b32      	ldr	r3, [pc, #200]	; (80014fc <LCD_Init+0x15c>)
 8001434:	2204      	movs	r2, #4
 8001436:	701a      	strb	r2, [r3, #0]

	LCD_DisplayOn();
 8001438:	f000 f8da 	bl	80015f0 <LCD_DisplayOn>
	LCD_ClearScreen();
 800143c:	f000 f896 	bl	800156c <LCD_ClearScreen>

	/* Domyslna forma tekstu */
	_displayMode = ENTRY_LEFT | ENTRY_SHIFT_DECREMENT;
 8001440:	4b2f      	ldr	r3, [pc, #188]	; (8001500 <LCD_Init+0x160>)
 8001442:	2202      	movs	r2, #2
 8001444:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(ENTRY_MODESET | _displayMode);
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <LCD_Init+0x160>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	b2db      	uxtb	r3, r3
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ff5d 	bl	8001310 <_LCD_SendCommand>

	_currentRow = 0;
 8001456:	4b2b      	ldr	r3, [pc, #172]	; (8001504 <LCD_Init+0x164>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
	_currentCol = 0;
 800145c:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <LCD_Init+0x168>)
 800145e:	2200      	movs	r2, #0
 8001460:	701a      	strb	r2, [r3, #0]

	LCD_PrintCentered("booting...");
 8001462:	482a      	ldr	r0, [pc, #168]	; (800150c <LCD_Init+0x16c>)
 8001464:	f000 f956 	bl	8001714 <LCD_PrintCentered>

	uint8_t char7[8] = { 0b11000, 0b11000, 0b00110, 0b01001, 0b01000, 0b01000,
 8001468:	4a29      	ldr	r2, [pc, #164]	; (8001510 <LCD_Init+0x170>)
 800146a:	f107 0320 	add.w	r3, r7, #32
 800146e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001472:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01001, 0b00110 };
	LCD_DefineCustomChar(DEG_CHAR, char7); /* Stopnie */
 8001476:	f107 0320 	add.w	r3, r7, #32
 800147a:	4619      	mov	r1, r3
 800147c:	2007      	movs	r0, #7
 800147e:	f000 fb59 	bl	8001b34 <LCD_DefineCustomChar>

	uint8_t char6[8] = { 0b11100, 0b01000, 0b01001, 0b00000, 0b01000, 0b01001,
 8001482:	4a24      	ldr	r2, [pc, #144]	; (8001514 <LCD_Init+0x174>)
 8001484:	f107 0318 	add.w	r3, r7, #24
 8001488:	e892 0003 	ldmia.w	r2, {r0, r1}
 800148c:	e883 0003 	stmia.w	r3, {r0, r1}
			0b11100, 0b01000 };
	LCD_DefineCustomChar(TIN_CHAR, char6); /* Temp IN */
 8001490:	f107 0318 	add.w	r3, r7, #24
 8001494:	4619      	mov	r1, r3
 8001496:	2006      	movs	r0, #6
 8001498:	f000 fb4c 	bl	8001b34 <LCD_DefineCustomChar>

	uint8_t char5[8] = { 0b11100, 0b01000, 0b01001, 0b00000, 0b01000, 0b11101,
 800149c:	4a1e      	ldr	r2, [pc, #120]	; (8001518 <LCD_Init+0x178>)
 800149e:	f107 0310 	add.w	r3, r7, #16
 80014a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014a6:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01000, 0b01000 };
	LCD_DefineCustomChar(TOUT_CHAR, char5); /* Temp OUT */
 80014aa:	f107 0310 	add.w	r3, r7, #16
 80014ae:	4619      	mov	r1, r3
 80014b0:	2005      	movs	r0, #5
 80014b2:	f000 fb3f 	bl	8001b34 <LCD_DefineCustomChar>

	uint8_t char4[8] = { 0b10100, 0b11100, 0b10101, 0b00000, 0b01000, 0b01001,
 80014b6:	4a19      	ldr	r2, [pc, #100]	; (800151c <LCD_Init+0x17c>)
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014c0:	e883 0003 	stmia.w	r3, {r0, r1}
			0b11100, 0b01000 };
	LCD_DefineCustomChar(HIN_CHAR, char4); /* Humid IN */
 80014c4:	f107 0308 	add.w	r3, r7, #8
 80014c8:	4619      	mov	r1, r3
 80014ca:	2004      	movs	r0, #4
 80014cc:	f000 fb32 	bl	8001b34 <LCD_DefineCustomChar>

	uint8_t char3[8] = { 0b10100, 0b11100, 0b10101, 0b00000, 0b01000, 0b11101,
 80014d0:	4a13      	ldr	r2, [pc, #76]	; (8001520 <LCD_Init+0x180>)
 80014d2:	463b      	mov	r3, r7
 80014d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014d8:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01000, 0b01000 };
	LCD_DefineCustomChar(HOUT_CHAR, char3); /* Humid OUT */
 80014dc:	463b      	mov	r3, r7
 80014de:	4619      	mov	r1, r3
 80014e0:	2003      	movs	r0, #3
 80014e2:	f000 fb27 	bl	8001b34 <LCD_DefineCustomChar>
}
 80014e6:	bf00      	nop
 80014e8:	3728      	adds	r7, #40	; 0x28
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000698 	.word	0x20000698
 80014f4:	200006a0 	.word	0x200006a0
 80014f8:	40021000 	.word	0x40021000
 80014fc:	200006a8 	.word	0x200006a8
 8001500:	200006aa 	.word	0x200006aa
 8001504:	20000694 	.word	0x20000694
 8001508:	200006a9 	.word	0x200006a9
 800150c:	0800c160 	.word	0x0800c160
 8001510:	0800c16c 	.word	0x0800c16c
 8001514:	0800c174 	.word	0x0800c174
 8001518:	0800c17c 	.word	0x0800c17c
 800151c:	0800c184 	.word	0x0800c184
 8001520:	0800c18c 	.word	0x0800c18c

08001524 <LCD_WakeScreen>:

void LCD_WakeScreen(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	LCD_BackgroundOn();
 8001528:	f000 f808 	bl	800153c <LCD_BackgroundOn>
	ResetTIM(3);
 800152c:	4b02      	ldr	r3, [pc, #8]	; (8001538 <LCD_WakeScreen+0x14>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2200      	movs	r2, #0
 8001532:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000cf0 	.word	0x20000cf0

0800153c <LCD_BackgroundOn>:

void LCD_BackgroundOn(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BG_PORT, BG_PIN, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001546:	4802      	ldr	r0, [pc, #8]	; (8001550 <LCD_BackgroundOn+0x14>)
 8001548:	f004 ff62 	bl	8006410 <HAL_GPIO_WritePin>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40020800 	.word	0x40020800

08001554 <LCD_BackgroundOff>:

void LCD_BackgroundOff(void) {
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BG_PORT, BG_PIN, GPIO_PIN_RESET);
 8001558:	2200      	movs	r2, #0
 800155a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800155e:	4802      	ldr	r0, [pc, #8]	; (8001568 <LCD_BackgroundOff+0x14>)
 8001560:	f004 ff56 	bl	8006410 <HAL_GPIO_WritePin>
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40020800 	.word	0x40020800

0800156c <LCD_ClearScreen>:

void LCD_ClearScreen(void) {
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	_LCD_SendCommand(CLEAR_DISPLAY);
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff fecd 	bl	8001310 <_LCD_SendCommand>
	LCD_ResetCursor();
 8001576:	f000 f802 	bl	800157e <LCD_ResetCursor>
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}

0800157e <LCD_ResetCursor>:

void LCD_ResetCursor(void) {
 800157e:	b580      	push	{r7, lr}
 8001580:	af00      	add	r7, sp, #0
	LCD_SetCursor(0, 0);
 8001582:	2100      	movs	r1, #0
 8001584:	2000      	movs	r0, #0
 8001586:	f000 f803 	bl	8001590 <LCD_SetCursor>
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row) {
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	460a      	mov	r2, r1
 800159a:	71fb      	strb	r3, [r7, #7]
 800159c:	4613      	mov	r3, r2
 800159e:	71bb      	strb	r3, [r7, #6]
	if (row >= ROWS) {
 80015a0:	79bb      	ldrb	r3, [r7, #6]
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d901      	bls.n	80015aa <LCD_SetCursor+0x1a>
		row = ROWS - 1;
 80015a6:	2303      	movs	r3, #3
 80015a8:	71bb      	strb	r3, [r7, #6]
	}
	if (col >= COLUMNS) {
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2b13      	cmp	r3, #19
 80015ae:	d901      	bls.n	80015b4 <LCD_SetCursor+0x24>
		col = COLUMNS - 1;
 80015b0:	2313      	movs	r3, #19
 80015b2:	71fb      	strb	r3, [r7, #7]
	}

	_LCD_SendCommand(SET_DDRAM_ADDR | (col + _rowOffsets[row]));
 80015b4:	79bb      	ldrb	r3, [r7, #6]
 80015b6:	4a0b      	ldr	r2, [pc, #44]	; (80015e4 <LCD_SetCursor+0x54>)
 80015b8:	5cd2      	ldrb	r2, [r2, r3]
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4413      	add	r3, r2
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	b25b      	sxtb	r3, r3
 80015c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff fea0 	bl	8001310 <_LCD_SendCommand>
	_currentRow = row;
 80015d0:	4a05      	ldr	r2, [pc, #20]	; (80015e8 <LCD_SetCursor+0x58>)
 80015d2:	79bb      	ldrb	r3, [r7, #6]
 80015d4:	7013      	strb	r3, [r2, #0]
	_currentCol = col;
 80015d6:	4a05      	ldr	r2, [pc, #20]	; (80015ec <LCD_SetCursor+0x5c>)
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	7013      	strb	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200006a4 	.word	0x200006a4
 80015e8:	20000694 	.word	0x20000694
 80015ec:	200006a9 	.word	0x200006a9

080015f0 <LCD_DisplayOn>:

void LCD_DisplayOff(void) {
	_displayControl &= ~DISPLAY_ON;
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
}
void LCD_DisplayOn(void) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	_displayControl |= DISPLAY_ON;
 80015f4:	4b08      	ldr	r3, [pc, #32]	; (8001618 <LCD_DisplayOn+0x28>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	f043 0304 	orr.w	r3, r3, #4
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <LCD_DisplayOn+0x28>)
 8001600:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <LCD_DisplayOn+0x28>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	b2db      	uxtb	r3, r3
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fe7f 	bl	8001310 <_LCD_SendCommand>
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200006a8 	.word	0x200006a8

0800161c <LCD_DisableCursor>:

void LCD_DisableCursor(void) {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	_displayControl &= ~CURSOR_ON;
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <LCD_DisableCursor+0x28>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	f023 0302 	bic.w	r3, r3, #2
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <LCD_DisableCursor+0x28>)
 800162c:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <LCD_DisableCursor+0x28>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	f043 0308 	orr.w	r3, r3, #8
 8001636:	b2db      	uxtb	r3, r3
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fe69 	bl	8001310 <_LCD_SendCommand>
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200006a8 	.word	0x200006a8

08001648 <LCD_EnableCursor>:
void LCD_EnableCursor(void) {
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	_displayControl |= CURSOR_ON;
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <LCD_EnableCursor+0x28>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	f043 0302 	orr.w	r3, r3, #2
 8001654:	b2da      	uxtb	r2, r3
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <LCD_EnableCursor+0x28>)
 8001658:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
 800165a:	4b05      	ldr	r3, [pc, #20]	; (8001670 <LCD_EnableCursor+0x28>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	f043 0308 	orr.w	r3, r3, #8
 8001662:	b2db      	uxtb	r3, r3
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fe53 	bl	8001310 <_LCD_SendCommand>
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200006a8 	.word	0x200006a8

08001674 <LCD_DisableBlink>:

void LCD_DisableBlink(void) {
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	_displayControl &= ~BLINK_ON;
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <LCD_DisableBlink+0x28>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	f023 0301 	bic.w	r3, r3, #1
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <LCD_DisableBlink+0x28>)
 8001684:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
 8001686:	4b05      	ldr	r3, [pc, #20]	; (800169c <LCD_DisableBlink+0x28>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	f043 0308 	orr.w	r3, r3, #8
 800168e:	b2db      	uxtb	r3, r3
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fe3d 	bl	8001310 <_LCD_SendCommand>
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200006a8 	.word	0x200006a8

080016a0 <LCD_EnableBlink>:
void LCD_EnableBlink(void) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	_displayControl |= BLINK_ON;
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <LCD_EnableBlink+0x28>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <LCD_EnableBlink+0x28>)
 80016b0:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
 80016b2:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <LCD_EnableBlink+0x28>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	f043 0308 	orr.w	r3, r3, #8
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fe27 	bl	8001310 <_LCD_SendCommand>
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200006a8 	.word	0x200006a8

080016cc <LCD_Print>:
void LCD_DisableAutoscroll(void) {
	_displayMode &= ~ENTRY_SHIFT_INCREMENT;
	_LCD_SendCommand(ENTRY_MODESET | _displayMode);
}

void LCD_Print(const char str[]) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	if (str == NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d018      	beq.n	800170c <LCD_Print+0x40>
		return;

	const uint8_t *buffer = (const uint8_t*) str;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	613b      	str	r3, [r7, #16]
	size_t size = strlen(str);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7fe fd80 	bl	80001e4 <strlen>
 80016e4:	60f8      	str	r0, [r7, #12]

	for (int i = 0; i < size; i++) {
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	e00a      	b.n	8001702 <LCD_Print+0x36>
		_LCD_SendData(buffer[i], true);
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	4413      	add	r3, r2
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2101      	movs	r1, #1
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fe18 	bl	800132c <_LCD_SendData>
	for (int i = 0; i < size; i++) {
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	3301      	adds	r3, #1
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	429a      	cmp	r2, r3
 8001708:	d8f0      	bhi.n	80016ec <LCD_Print+0x20>
 800170a:	e000      	b.n	800170e <LCD_Print+0x42>
		return;
 800170c:	bf00      	nop
	}
}
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <LCD_PrintCentered>:
		_LCD_SendData(((const uint8_t*) str)[i], true);
		HAL_Delay(delay);
	}
}

void LCD_PrintCentered(const char str[]) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	const int size = strlen(str);
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f7fe fd61 	bl	80001e4 <strlen>
 8001722:	4603      	mov	r3, r0
 8001724:	60fb      	str	r3, [r7, #12]
	if (size > 20)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b14      	cmp	r3, #20
 800172a:	dc14      	bgt.n	8001756 <LCD_PrintCentered+0x42>
		return;

	_currentCol = (int) ((COLUMNS - size) / 2);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f1c3 0314 	rsb	r3, r3, #20
 8001732:	0fda      	lsrs	r2, r3, #31
 8001734:	4413      	add	r3, r2
 8001736:	105b      	asrs	r3, r3, #1
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <LCD_PrintCentered+0x4c>)
 800173c:	701a      	strb	r2, [r3, #0]

	LCD_SetCursor(_currentCol, _currentRow);
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <LCD_PrintCentered+0x4c>)
 8001740:	781a      	ldrb	r2, [r3, #0]
 8001742:	4b08      	ldr	r3, [pc, #32]	; (8001764 <LCD_PrintCentered+0x50>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	4619      	mov	r1, r3
 8001748:	4610      	mov	r0, r2
 800174a:	f7ff ff21 	bl	8001590 <LCD_SetCursor>
	LCD_Print(str);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff ffbc 	bl	80016cc <LCD_Print>
 8001754:	e000      	b.n	8001758 <LCD_PrintCentered+0x44>
		return;
 8001756:	bf00      	nop
}
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200006a9 	.word	0x200006a9
 8001764:	20000694 	.word	0x20000694

08001768 <LCD_PrintTempInfo>:

void LCD_PrintTempInfo(float *data1, float *data2) {
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b089      	sub	sp, #36	; 0x24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
	if (data1 == NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	f000 8104 	beq.w	8001982 <LCD_PrintTempInfo+0x21a>
		return;

	char temp[10], rh[10];

	/* 1 sensor */
	if (data1[0] < 10.f)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	edd3 7a00 	vldr	s15, [r3]
 8001780:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178c:	d50e      	bpl.n	80017ac <LCD_PrintTempInfo+0x44>
		sprintf(temp, "\6 %.0f\7", data1[0]);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fee8 	bl	8000568 <__aeabi_f2d>
 8001798:	4603      	mov	r3, r0
 800179a:	460c      	mov	r4, r1
 800179c:	f107 0014 	add.w	r0, r7, #20
 80017a0:	461a      	mov	r2, r3
 80017a2:	4623      	mov	r3, r4
 80017a4:	4979      	ldr	r1, [pc, #484]	; (800198c <LCD_PrintTempInfo+0x224>)
 80017a6:	f008 ff45 	bl	800a634 <siprintf>
 80017aa:	e00d      	b.n	80017c8 <LCD_PrintTempInfo+0x60>
	else
		sprintf(temp, "\6%.0f\7", data1[0]);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fed9 	bl	8000568 <__aeabi_f2d>
 80017b6:	4603      	mov	r3, r0
 80017b8:	460c      	mov	r4, r1
 80017ba:	f107 0014 	add.w	r0, r7, #20
 80017be:	461a      	mov	r2, r3
 80017c0:	4623      	mov	r3, r4
 80017c2:	4973      	ldr	r1, [pc, #460]	; (8001990 <LCD_PrintTempInfo+0x228>)
 80017c4:	f008 ff36 	bl	800a634 <siprintf>

	if (data1[1] < 10.f)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3304      	adds	r3, #4
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017dc:	d50f      	bpl.n	80017fe <LCD_PrintTempInfo+0x96>
		sprintf(rh, "\4 %.0f%%", data1[1]);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	3304      	adds	r3, #4
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe febf 	bl	8000568 <__aeabi_f2d>
 80017ea:	4603      	mov	r3, r0
 80017ec:	460c      	mov	r4, r1
 80017ee:	f107 0008 	add.w	r0, r7, #8
 80017f2:	461a      	mov	r2, r3
 80017f4:	4623      	mov	r3, r4
 80017f6:	4967      	ldr	r1, [pc, #412]	; (8001994 <LCD_PrintTempInfo+0x22c>)
 80017f8:	f008 ff1c 	bl	800a634 <siprintf>
 80017fc:	e020      	b.n	8001840 <LCD_PrintTempInfo+0xd8>
	else if (data1[1] == 100.f)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3304      	adds	r3, #4
 8001802:	edd3 7a00 	vldr	s15, [r3]
 8001806:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001998 <LCD_PrintTempInfo+0x230>
 800180a:	eef4 7a47 	vcmp.f32	s15, s14
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d106      	bne.n	8001822 <LCD_PrintTempInfo+0xba>
		sprintf(rh, "\499%%");
 8001814:	f107 0308 	add.w	r3, r7, #8
 8001818:	4960      	ldr	r1, [pc, #384]	; (800199c <LCD_PrintTempInfo+0x234>)
 800181a:	4618      	mov	r0, r3
 800181c:	f008 ff0a 	bl	800a634 <siprintf>
 8001820:	e00e      	b.n	8001840 <LCD_PrintTempInfo+0xd8>
	else
		sprintf(rh, "\4%.0f%%", data1[1]);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3304      	adds	r3, #4
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fe9d 	bl	8000568 <__aeabi_f2d>
 800182e:	4603      	mov	r3, r0
 8001830:	460c      	mov	r4, r1
 8001832:	f107 0008 	add.w	r0, r7, #8
 8001836:	461a      	mov	r2, r3
 8001838:	4623      	mov	r3, r4
 800183a:	4959      	ldr	r1, [pc, #356]	; (80019a0 <LCD_PrintTempInfo+0x238>)
 800183c:	f008 fefa 	bl	800a634 <siprintf>

	if (data2 != NULL) {
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 8088 	beq.w	8001958 <LCD_PrintTempInfo+0x1f0>
		LCD_SetCursor(0, 1);
 8001848:	2101      	movs	r1, #1
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff fea0 	bl	8001590 <LCD_SetCursor>
		LCD_Print(temp);
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff39 	bl	80016cc <LCD_Print>
		LCD_SetCursor(0, 2);
 800185a:	2102      	movs	r1, #2
 800185c:	2000      	movs	r0, #0
 800185e:	f7ff fe97 	bl	8001590 <LCD_SetCursor>
		LCD_Print(rh);
 8001862:	f107 0308 	add.w	r3, r7, #8
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff ff30 	bl	80016cc <LCD_Print>
		/* 2 sensor */
		if (data2[0] < 10.f)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	edd3 7a00 	vldr	s15, [r3]
 8001872:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	d50e      	bpl.n	800189e <LCD_PrintTempInfo+0x136>
			sprintf(temp, "\5 %.0f\7", data2[0]);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f7fe fe6f 	bl	8000568 <__aeabi_f2d>
 800188a:	4603      	mov	r3, r0
 800188c:	460c      	mov	r4, r1
 800188e:	f107 0014 	add.w	r0, r7, #20
 8001892:	461a      	mov	r2, r3
 8001894:	4623      	mov	r3, r4
 8001896:	4943      	ldr	r1, [pc, #268]	; (80019a4 <LCD_PrintTempInfo+0x23c>)
 8001898:	f008 fecc 	bl	800a634 <siprintf>
 800189c:	e00d      	b.n	80018ba <LCD_PrintTempInfo+0x152>
		else
			sprintf(temp, "\5%.0f\7", data2[0]);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7fe fe60 	bl	8000568 <__aeabi_f2d>
 80018a8:	4603      	mov	r3, r0
 80018aa:	460c      	mov	r4, r1
 80018ac:	f107 0014 	add.w	r0, r7, #20
 80018b0:	461a      	mov	r2, r3
 80018b2:	4623      	mov	r3, r4
 80018b4:	493c      	ldr	r1, [pc, #240]	; (80019a8 <LCD_PrintTempInfo+0x240>)
 80018b6:	f008 febd 	bl	800a634 <siprintf>

		if (data2[1] < 10.f)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	3304      	adds	r3, #4
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ce:	d50f      	bpl.n	80018f0 <LCD_PrintTempInfo+0x188>
			sprintf(rh, "\3 %.0f%%", data2[1]);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	3304      	adds	r3, #4
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe46 	bl	8000568 <__aeabi_f2d>
 80018dc:	4603      	mov	r3, r0
 80018de:	460c      	mov	r4, r1
 80018e0:	f107 0008 	add.w	r0, r7, #8
 80018e4:	461a      	mov	r2, r3
 80018e6:	4623      	mov	r3, r4
 80018e8:	4930      	ldr	r1, [pc, #192]	; (80019ac <LCD_PrintTempInfo+0x244>)
 80018ea:	f008 fea3 	bl	800a634 <siprintf>
 80018ee:	e020      	b.n	8001932 <LCD_PrintTempInfo+0x1ca>
		else if (data2[1] == 100.f)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	3304      	adds	r3, #4
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001998 <LCD_PrintTempInfo+0x230>
 80018fc:	eef4 7a47 	vcmp.f32	s15, s14
 8001900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001904:	d106      	bne.n	8001914 <LCD_PrintTempInfo+0x1ac>
			sprintf(rh, "\399%%");
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	4929      	ldr	r1, [pc, #164]	; (80019b0 <LCD_PrintTempInfo+0x248>)
 800190c:	4618      	mov	r0, r3
 800190e:	f008 fe91 	bl	800a634 <siprintf>
 8001912:	e00e      	b.n	8001932 <LCD_PrintTempInfo+0x1ca>
		else
			sprintf(rh, "\3%.0f%%", data2[1]);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	3304      	adds	r3, #4
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fe24 	bl	8000568 <__aeabi_f2d>
 8001920:	4603      	mov	r3, r0
 8001922:	460c      	mov	r4, r1
 8001924:	f107 0008 	add.w	r0, r7, #8
 8001928:	461a      	mov	r2, r3
 800192a:	4623      	mov	r3, r4
 800192c:	4921      	ldr	r1, [pc, #132]	; (80019b4 <LCD_PrintTempInfo+0x24c>)
 800192e:	f008 fe81 	bl	800a634 <siprintf>

		LCD_SetCursor(16, 1);
 8001932:	2101      	movs	r1, #1
 8001934:	2010      	movs	r0, #16
 8001936:	f7ff fe2b 	bl	8001590 <LCD_SetCursor>
		LCD_Print(temp);
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fec4 	bl	80016cc <LCD_Print>
		LCD_SetCursor(16, 2);
 8001944:	2102      	movs	r1, #2
 8001946:	2010      	movs	r0, #16
 8001948:	f7ff fe22 	bl	8001590 <LCD_SetCursor>
		LCD_Print(rh);
 800194c:	f107 0308 	add.w	r3, r7, #8
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff febb 	bl	80016cc <LCD_Print>
 8001956:	e010      	b.n	800197a <LCD_PrintTempInfo+0x212>
	} else {
		LCD_SetCursor(0, 1);
 8001958:	2101      	movs	r1, #1
 800195a:	2000      	movs	r0, #0
 800195c:	f7ff fe18 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered(temp);
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff fed5 	bl	8001714 <LCD_PrintCentered>
		LCD_NextLine("");
 800196a:	4813      	ldr	r0, [pc, #76]	; (80019b8 <LCD_PrintTempInfo+0x250>)
 800196c:	f000 f826 	bl	80019bc <LCD_NextLine>
		LCD_PrintCentered(rh);
 8001970:	f107 0308 	add.w	r3, r7, #8
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fecd 	bl	8001714 <LCD_PrintCentered>
	}
	LCD_NextLine("");
 800197a:	480f      	ldr	r0, [pc, #60]	; (80019b8 <LCD_PrintTempInfo+0x250>)
 800197c:	f000 f81e 	bl	80019bc <LCD_NextLine>
 8001980:	e000      	b.n	8001984 <LCD_PrintTempInfo+0x21c>
		return;
 8001982:	bf00      	nop
}
 8001984:	3724      	adds	r7, #36	; 0x24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd90      	pop	{r4, r7, pc}
 800198a:	bf00      	nop
 800198c:	0800c194 	.word	0x0800c194
 8001990:	0800c19c 	.word	0x0800c19c
 8001994:	0800c1a4 	.word	0x0800c1a4
 8001998:	42c80000 	.word	0x42c80000
 800199c:	0800c1b0 	.word	0x0800c1b0
 80019a0:	0800c1b8 	.word	0x0800c1b8
 80019a4:	0800c1c0 	.word	0x0800c1c0
 80019a8:	0800c1c8 	.word	0x0800c1c8
 80019ac:	0800c1d0 	.word	0x0800c1d0
 80019b0:	0800c1dc 	.word	0x0800c1dc
 80019b4:	0800c1e4 	.word	0x0800c1e4
 80019b8:	0800c1ec 	.word	0x0800c1ec

080019bc <LCD_NextLine>:

void LCD_NextLine(const char text[]) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
	LCD_Print(text);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff fe81 	bl	80016cc <LCD_Print>

	_currentCol = 0;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <LCD_NextLine+0x48>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]
	++_currentRow;
 80019d0:	4b0d      	ldr	r3, [pc, #52]	; (8001a08 <LCD_NextLine+0x4c>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	3301      	adds	r3, #1
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <LCD_NextLine+0x4c>)
 80019da:	701a      	strb	r2, [r3, #0]

	if (_currentRow >= ROWS) {
 80019dc:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <LCD_NextLine+0x4c>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d902      	bls.n	80019ea <LCD_NextLine+0x2e>
		_currentRow = 0;
 80019e4:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <LCD_NextLine+0x4c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
	}

	LCD_SetCursor(_currentCol, _currentRow);
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <LCD_NextLine+0x48>)
 80019ec:	781a      	ldrb	r2, [r3, #0]
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <LCD_NextLine+0x4c>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	4619      	mov	r1, r3
 80019f4:	4610      	mov	r0, r2
 80019f6:	f7ff fdcb 	bl	8001590 <LCD_SetCursor>
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200006a9 	.word	0x200006a9
 8001a08:	20000694 	.word	0x20000694

08001a0c <LCD_CursorUp>:

uint8_t LCD_CursorUp(void) {
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
	if (_currentRow > 0)
 8001a10:	4b0a      	ldr	r3, [pc, #40]	; (8001a3c <LCD_CursorUp+0x30>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <LCD_CursorUp+0x18>
		--_currentRow;
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <LCD_CursorUp+0x30>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <LCD_CursorUp+0x30>)
 8001a22:	701a      	strb	r2, [r3, #0]

	LCD_SetCursor(_currentCol, _currentRow);
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <LCD_CursorUp+0x34>)
 8001a26:	781a      	ldrb	r2, [r3, #0]
 8001a28:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <LCD_CursorUp+0x30>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4610      	mov	r0, r2
 8001a30:	f7ff fdae 	bl	8001590 <LCD_SetCursor>
	return _currentRow;
 8001a34:	4b01      	ldr	r3, [pc, #4]	; (8001a3c <LCD_CursorUp+0x30>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000694 	.word	0x20000694
 8001a40:	200006a9 	.word	0x200006a9

08001a44 <LCD_CursorDown>:
uint8_t LCD_CursorDown(void) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	if (_currentRow < ROWS)
 8001a48:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <LCD_CursorDown+0x30>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b03      	cmp	r3, #3
 8001a4e:	d805      	bhi.n	8001a5c <LCD_CursorDown+0x18>
		++_currentRow;
 8001a50:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <LCD_CursorDown+0x30>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	3301      	adds	r3, #1
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <LCD_CursorDown+0x30>)
 8001a5a:	701a      	strb	r2, [r3, #0]

	LCD_SetCursor(_currentCol, _currentRow);
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <LCD_CursorDown+0x34>)
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <LCD_CursorDown+0x30>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	4619      	mov	r1, r3
 8001a66:	4610      	mov	r0, r2
 8001a68:	f7ff fd92 	bl	8001590 <LCD_SetCursor>
	return _currentRow;
 8001a6c:	4b01      	ldr	r3, [pc, #4]	; (8001a74 <LCD_CursorDown+0x30>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000694 	.word	0x20000694
 8001a78:	200006a9 	.word	0x200006a9

08001a7c <LCD_CursorLeft>:
uint8_t LCD_CursorLeft(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	if (_currentCol > 0) {
 8001a80:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <LCD_CursorLeft+0x54>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d006      	beq.n	8001a96 <LCD_CursorLeft+0x1a>
		--_currentCol;
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <LCD_CursorLeft+0x54>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <LCD_CursorLeft+0x54>)
 8001a92:	701a      	strb	r2, [r3, #0]
 8001a94:	e010      	b.n	8001ab8 <LCD_CursorLeft+0x3c>
	} else {
		_currentCol = COLUMNS - 1;
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <LCD_CursorLeft+0x54>)
 8001a98:	2213      	movs	r2, #19
 8001a9a:	701a      	strb	r2, [r3, #0]
		if (_currentRow == 0) {
 8001a9c:	4b0d      	ldr	r3, [pc, #52]	; (8001ad4 <LCD_CursorLeft+0x58>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d103      	bne.n	8001aac <LCD_CursorLeft+0x30>
			_currentRow = ROWS - 1;
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <LCD_CursorLeft+0x58>)
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	701a      	strb	r2, [r3, #0]
 8001aaa:	e005      	b.n	8001ab8 <LCD_CursorLeft+0x3c>
		} else {
			--_currentRow;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <LCD_CursorLeft+0x58>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <LCD_CursorLeft+0x58>)
 8001ab6:	701a      	strb	r2, [r3, #0]
		}
	}
	LCD_SetCursor(_currentCol, _currentRow);
 8001ab8:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <LCD_CursorLeft+0x54>)
 8001aba:	781a      	ldrb	r2, [r3, #0]
 8001abc:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <LCD_CursorLeft+0x58>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	f7ff fd64 	bl	8001590 <LCD_SetCursor>
	return _currentCol;
 8001ac8:	4b01      	ldr	r3, [pc, #4]	; (8001ad0 <LCD_CursorLeft+0x54>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	200006a9 	.word	0x200006a9
 8001ad4:	20000694 	.word	0x20000694

08001ad8 <LCD_CursorRight>:
uint8_t LCD_CursorRight(void) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	if (_currentCol < COLUMNS - 1) {
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <LCD_CursorRight+0x54>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b12      	cmp	r3, #18
 8001ae2:	d806      	bhi.n	8001af2 <LCD_CursorRight+0x1a>
		++_currentCol;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <LCD_CursorRight+0x54>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <LCD_CursorRight+0x54>)
 8001aee:	701a      	strb	r2, [r3, #0]
 8001af0:	e010      	b.n	8001b14 <LCD_CursorRight+0x3c>
	} else {
		_currentCol = 0;
 8001af2:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <LCD_CursorRight+0x54>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
		if (_currentRow == ROWS - 1) {
 8001af8:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <LCD_CursorRight+0x58>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d103      	bne.n	8001b08 <LCD_CursorRight+0x30>
			_currentRow = 0;
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <LCD_CursorRight+0x58>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
 8001b06:	e005      	b.n	8001b14 <LCD_CursorRight+0x3c>
		} else {
			++_currentRow;
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <LCD_CursorRight+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <LCD_CursorRight+0x58>)
 8001b12:	701a      	strb	r2, [r3, #0]
		}
	}
	LCD_SetCursor(_currentCol, _currentRow);
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <LCD_CursorRight+0x54>)
 8001b16:	781a      	ldrb	r2, [r3, #0]
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <LCD_CursorRight+0x58>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4610      	mov	r0, r2
 8001b20:	f7ff fd36 	bl	8001590 <LCD_SetCursor>
	return _currentCol;
 8001b24:	4b01      	ldr	r3, [pc, #4]	; (8001b2c <LCD_CursorRight+0x54>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200006a9 	.word	0x200006a9
 8001b30:	20000694 	.word	0x20000694

08001b34 <LCD_DefineCustomChar>:

void LCD_DefineCustomChar(uint8_t location, uint8_t bytes[]) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	6039      	str	r1, [r7, #0]
 8001b3e:	71fb      	strb	r3, [r7, #7]
	/* 8 miejsc do zapisu 0-7 */
	location &= 0x7; /* zawsze bezpieczny adres */
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	71fb      	strb	r3, [r7, #7]
	_LCD_SendCommand(SET_CGRAM_ADDR | (location << 3));
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	b25b      	sxtb	r3, r3
 8001b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b52:	b25b      	sxtb	r3, r3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fbda 	bl	8001310 <_LCD_SendCommand>
	for (int i = 0; i < 8; i++) {
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	e00a      	b.n	8001b78 <LCD_DefineCustomChar+0x44>
		_LCD_SendData(bytes[i], false);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	4413      	add	r3, r2
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff fbdd 	bl	800132c <_LCD_SendData>
	for (int i = 0; i < 8; i++) {
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3301      	adds	r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2b07      	cmp	r3, #7
 8001b7c:	ddf1      	ble.n	8001b62 <LCD_DefineCustomChar+0x2e>
	}
}
 8001b7e:	bf00      	nop
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
	...

08001b88 <LCD_PrintDateTime>:

void LCD_PrintDateTime(const char date[], const char time[]) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
	LCD_SetCursor(0, 0);
 8001b92:	2100      	movs	r1, #0
 8001b94:	2000      	movs	r0, #0
 8001b96:	f7ff fcfb 	bl	8001590 <LCD_SetCursor>
	LCD_Print(date);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7ff fd96 	bl	80016cc <LCD_Print>
	LCD_SetCursor(12, 0);
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	200c      	movs	r0, #12
 8001ba4:	f7ff fcf4 	bl	8001590 <LCD_SetCursor>
	LCD_Print(time);
 8001ba8:	6838      	ldr	r0, [r7, #0]
 8001baa:	f7ff fd8f 	bl	80016cc <LCD_Print>
	LCD_NextLine("");
 8001bae:	4803      	ldr	r0, [pc, #12]	; (8001bbc <LCD_PrintDateTime+0x34>)
 8001bb0:	f7ff ff04 	bl	80019bc <LCD_NextLine>
}
 8001bb4:	bf00      	nop
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	0800c1ec 	.word	0x0800c1ec

08001bc0 <LCD_WriteChar>:

void LCD_WriteChar(char character) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	71fb      	strb	r3, [r7, #7]
	_LCD_SendData((uint8_t) character, true);
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	2101      	movs	r1, #1
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fbac 	bl	800132c <_LCD_SendData>
	LCD_CursorLeft();
 8001bd4:	f7ff ff52 	bl	8001a7c <LCD_CursorLeft>
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <LCD_PrintNetworks>:

void LCD_PrintNetworks(char *data, int from) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
	int index = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
	int column = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
	char number = from + '0';
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3330      	adds	r3, #48	; 0x30
 8001bf8:	75fb      	strb	r3, [r7, #23]

	/* ustaw indeks na pozadanej pozycji */
	for (int i = 0; i < from - 1; i++) {
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	e00c      	b.n	8001c1a <LCD_PrintNetworks+0x3a>
		while (data[index++] != ';')
 8001c00:	bf00      	nop
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	1c5a      	adds	r2, r3, #1
 8001c06:	61fa      	str	r2, [r7, #28]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b3b      	cmp	r3, #59	; 0x3b
 8001c12:	d1f6      	bne.n	8001c02 <LCD_PrintNetworks+0x22>
	for (int i = 0; i < from - 1; i++) {
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	3301      	adds	r3, #1
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	dbed      	blt.n	8001c00 <LCD_PrintNetworks+0x20>
			;
	}

	LCD_ClearScreen();
 8001c24:	f7ff fca2 	bl	800156c <LCD_ClearScreen>

	/* wypisujemy maks 4 */
	for (int i = 1; i <= 4; i++) {
 8001c28:	2301      	movs	r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	e037      	b.n	8001c9e <LCD_PrintNetworks+0xbe>
		LCD_WriteChar(number++);
 8001c2e:	7dfb      	ldrb	r3, [r7, #23]
 8001c30:	1c5a      	adds	r2, r3, #1
 8001c32:	75fa      	strb	r2, [r7, #23]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff ffc3 	bl	8001bc0 <LCD_WriteChar>
		column = LCD_CursorRight();
 8001c3a:	f7ff ff4d 	bl	8001ad8 <LCD_CursorRight>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	61bb      	str	r3, [r7, #24]
		LCD_Print(":");
 8001c42:	481b      	ldr	r0, [pc, #108]	; (8001cb0 <LCD_PrintNetworks+0xd0>)
 8001c44:	f7ff fd42 	bl	80016cc <LCD_Print>

		while (data[index] != ';') {
 8001c48:	e010      	b.n	8001c6c <LCD_PrintNetworks+0x8c>
			if (column > 0) { /* kursor skoczyl do nowej linii */
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	dd0a      	ble.n	8001c66 <LCD_PrintNetworks+0x86>
				LCD_WriteChar(data[index]);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ffb1 	bl	8001bc0 <LCD_WriteChar>
				column = LCD_CursorRight();
 8001c5e:	f7ff ff3b 	bl	8001ad8 <LCD_CursorRight>
 8001c62:	4603      	mov	r3, r0
 8001c64:	61bb      	str	r3, [r7, #24]
			}
			index++;
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	61fb      	str	r3, [r7, #28]
		while (data[index] != ';') {
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b3b      	cmp	r3, #59	; 0x3b
 8001c76:	d1e8      	bne.n	8001c4a <LCD_PrintNetworks+0x6a>
		}

		if (data[index + 1] == 0) {
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	4413      	add	r3, r2
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00f      	beq.n	8001ca6 <LCD_PrintNetworks+0xc6>
			break;
		} else {
			if (column != 0)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d002      	beq.n	8001c92 <LCD_PrintNetworks+0xb2>
				LCD_NextLine("");
 8001c8c:	4809      	ldr	r0, [pc, #36]	; (8001cb4 <LCD_PrintNetworks+0xd4>)
 8001c8e:	f7ff fe95 	bl	80019bc <LCD_NextLine>
			index++;
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3301      	adds	r3, #1
 8001c96:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i <= 4; i++) {
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	ddc4      	ble.n	8001c2e <LCD_PrintNetworks+0x4e>
		}
	}
}
 8001ca4:	e000      	b.n	8001ca8 <LCD_PrintNetworks+0xc8>
			break;
 8001ca6:	bf00      	nop
}
 8001ca8:	bf00      	nop
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	0800c1f0 	.word	0x0800c1f0
 8001cb4:	0800c1ec 	.word	0x0800c1ec

08001cb8 <LCD_PrintOptionsScreen>:

void LCD_PrintOptionsScreen(const char string[], int from) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
	int index = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < from - 1; i++) {
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	e00c      	b.n	8001ce6 <LCD_PrintOptionsScreen+0x2e>
		while (string[index++] != ';')
 8001ccc:	bf00      	nop
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	617a      	str	r2, [r7, #20]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b3b      	cmp	r3, #59	; 0x3b
 8001cde:	d1f6      	bne.n	8001cce <LCD_PrintOptionsScreen+0x16>
	for (int i = 0; i < from - 1; i++) {
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	dbed      	blt.n	8001ccc <LCD_PrintOptionsScreen+0x14>
			;
	}

	LCD_ClearScreen();
 8001cf0:	f7ff fc3c 	bl	800156c <LCD_ClearScreen>
	LCD_PrintCentered("Options:");
 8001cf4:	4815      	ldr	r0, [pc, #84]	; (8001d4c <LCD_PrintOptionsScreen+0x94>)
 8001cf6:	f7ff fd0d 	bl	8001714 <LCD_PrintCentered>

	for (int i = 1; i <= 3; i++) {
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	e01e      	b.n	8001d3e <LCD_PrintOptionsScreen+0x86>
		LCD_SetCursor(0, i);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	4619      	mov	r1, r3
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7ff fc42 	bl	8001590 <LCD_SetCursor>

		while (string[index] != ';') {
 8001d0c:	e00b      	b.n	8001d26 <LCD_PrintOptionsScreen+0x6e>
			LCD_WriteChar(string[index++]);
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	1c5a      	adds	r2, r3, #1
 8001d12:	617a      	str	r2, [r7, #20]
 8001d14:	461a      	mov	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff4f 	bl	8001bc0 <LCD_WriteChar>
			LCD_CursorRight();
 8001d22:	f7ff fed9 	bl	8001ad8 <LCD_CursorRight>
		while (string[index] != ';') {
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b3b      	cmp	r3, #59	; 0x3b
 8001d30:	d1ed      	bne.n	8001d0e <LCD_PrintOptionsScreen+0x56>
		}
		index++;
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	3301      	adds	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
	for (int i = 1; i <= 3; i++) {
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2b03      	cmp	r3, #3
 8001d42:	dddd      	ble.n	8001d00 <LCD_PrintOptionsScreen+0x48>
	}
}
 8001d44:	bf00      	nop
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	0800c1f4 	.word	0x0800c1f4

08001d50 <LCD_PrintNetworkStatus>:

void LCD_PrintNetworkStatus(ModeEnum mode, char *data) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	6039      	str	r1, [r7, #0]
 8001d5a:	71fb      	strb	r3, [r7, #7]
	/* wyczysc linie */
	LCD_SetCursor(0, 3);
 8001d5c:	2103      	movs	r1, #3
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f7ff fc16 	bl	8001590 <LCD_SetCursor>
	LCD_Print("                    ");
 8001d64:	4825      	ldr	r0, [pc, #148]	; (8001dfc <LCD_PrintNetworkStatus+0xac>)
 8001d66:	f7ff fcb1 	bl	80016cc <LCD_Print>
	LCD_SetCursor(0, 3);
 8001d6a:	2103      	movs	r1, #3
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7ff fc0f 	bl	8001590 <LCD_SetCursor>

	if (mode == MD_ClientDConn) {
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d103      	bne.n	8001d80 <LCD_PrintNetworkStatus+0x30>
		LCD_PrintCentered("No WiFi Connection");
 8001d78:	4821      	ldr	r0, [pc, #132]	; (8001e00 <LCD_PrintNetworkStatus+0xb0>)
 8001d7a:	f7ff fccb 	bl	8001714 <LCD_PrintCentered>
 8001d7e:	e03a      	b.n	8001df6 <LCD_PrintNetworkStatus+0xa6>
	} else if (mode == MD_ClientConn) {
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d12c      	bne.n	8001de0 <LCD_PrintNetworkStatus+0x90>
		if (data == NULL) return;
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d033      	beq.n	8001df4 <LCD_PrintNetworkStatus+0xa4>

		int size = strlen(data);
 8001d8c:	6838      	ldr	r0, [r7, #0]
 8001d8e:	f7fe fa29 	bl	80001e4 <strlen>
 8001d92:	4603      	mov	r3, r0
 8001d94:	60bb      	str	r3, [r7, #8]
		_currentCol = (int) ((COLUMNS - size) / 2);
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f1c3 0314 	rsb	r3, r3, #20
 8001d9c:	0fda      	lsrs	r2, r3, #31
 8001d9e:	4413      	add	r3, r2
 8001da0:	105b      	asrs	r3, r3, #1
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <LCD_PrintNetworkStatus+0xb4>)
 8001da6:	701a      	strb	r2, [r3, #0]

		LCD_SetCursor(_currentCol, _currentRow);
 8001da8:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <LCD_PrintNetworkStatus+0xb4>)
 8001daa:	781a      	ldrb	r2, [r3, #0]
 8001dac:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <LCD_PrintNetworkStatus+0xb8>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	4619      	mov	r1, r3
 8001db2:	4610      	mov	r0, r2
 8001db4:	f7ff fbec 	bl	8001590 <LCD_SetCursor>
		for (int i = 0; i < size; i++) {
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	e00b      	b.n	8001dd6 <LCD_PrintNetworkStatus+0x86>
			LCD_WriteChar(data[i]);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fefa 	bl	8001bc0 <LCD_WriteChar>
			LCD_CursorRight();
 8001dcc:	f7ff fe84 	bl	8001ad8 <LCD_CursorRight>
		for (int i = 0; i < size; i++) {
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dbef      	blt.n	8001dbe <LCD_PrintNetworkStatus+0x6e>
 8001dde:	e00a      	b.n	8001df6 <LCD_PrintNetworkStatus+0xa6>
		}
	} else if (mode == MD_AccessPoint) {
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d007      	beq.n	8001df6 <LCD_PrintNetworkStatus+0xa6>

	} else if (mode == MD_LostHost) {
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	2b03      	cmp	r3, #3
 8001dea:	d104      	bne.n	8001df6 <LCD_PrintNetworkStatus+0xa6>
		LCD_PrintCentered("Network unavailable!");
 8001dec:	4807      	ldr	r0, [pc, #28]	; (8001e0c <LCD_PrintNetworkStatus+0xbc>)
 8001dee:	f7ff fc91 	bl	8001714 <LCD_PrintCentered>
 8001df2:	e000      	b.n	8001df6 <LCD_PrintNetworkStatus+0xa6>
		if (data == NULL) return;
 8001df4:	bf00      	nop
	}
}
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	0800c200 	.word	0x0800c200
 8001e00:	0800c218 	.word	0x0800c218
 8001e04:	200006a9 	.word	0x200006a9
 8001e08:	20000694 	.word	0x20000694
 8001e0c:	0800c22c 	.word	0x0800c22c

08001e10 <MENU_Init>:

uint8_t _networksIn;
uint8_t _currentOption;
char* _networksList;

void MENU_Init(void) {
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
	State = ST_Clock;
 8001e14:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <MENU_Init+0x14>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	701a      	strb	r2, [r3, #0]
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	20000d31 	.word	0x20000d31

08001e28 <_PWD_ResetPasswd>:

void _PWD_ResetPasswd(void) {
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_PASSWD_LEN; i++) {
 8001e2e:	2300      	movs	r3, #0
 8001e30:	607b      	str	r3, [r7, #4]
 8001e32:	e007      	b.n	8001e44 <_PWD_ResetPasswd+0x1c>
		WiFiPassword[i] = 0;
 8001e34:	4a0b      	ldr	r2, [pc, #44]	; (8001e64 <_PWD_ResetPasswd+0x3c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_PASSWD_LEN; i++) {
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3301      	adds	r3, #1
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b27      	cmp	r3, #39	; 0x27
 8001e48:	ddf4      	ble.n	8001e34 <_PWD_ResetPasswd+0xc>
	}

	_PWD_index = 0;
 8001e4a:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <_PWD_ResetPasswd+0x40>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
	_optionsChar = BEGIN_PWD_CHAR;
 8001e50:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <_PWD_ResetPasswd+0x44>)
 8001e52:	2240      	movs	r2, #64	; 0x40
 8001e54:	701a      	strb	r2, [r3, #0]
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	200006b4 	.word	0x200006b4
 8001e68:	200006f3 	.word	0x200006f3
 8001e6c:	200006af 	.word	0x200006af

08001e70 <_PWD_NextChar>:

char _PWD_NextChar(void) {
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
	if (++_optionsChar > MAX_PWD_CHAR) _optionsChar = MIN_PWD_CHAR;
 8001e74:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <_PWD_NextChar+0x2c>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	4b07      	ldr	r3, [pc, #28]	; (8001e9c <_PWD_NextChar+0x2c>)
 8001e7e:	701a      	strb	r2, [r3, #0]
 8001e80:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <_PWD_NextChar+0x2c>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b7e      	cmp	r3, #126	; 0x7e
 8001e86:	d902      	bls.n	8001e8e <_PWD_NextChar+0x1e>
 8001e88:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <_PWD_NextChar+0x2c>)
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	701a      	strb	r2, [r3, #0]
	return _optionsChar;
 8001e8e:	4b03      	ldr	r3, [pc, #12]	; (8001e9c <_PWD_NextChar+0x2c>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	200006af 	.word	0x200006af

08001ea0 <_PWD_SaveAndWrite>:

void _PWD_SaveAndWrite(char c) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
	WiFiPassword[_PWD_index] = (c == ' ') ? 0 : c;
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	2b20      	cmp	r3, #32
 8001eae:	d001      	beq.n	8001eb4 <_PWD_SaveAndWrite+0x14>
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	e000      	b.n	8001eb6 <_PWD_SaveAndWrite+0x16>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	4a06      	ldr	r2, [pc, #24]	; (8001ed0 <_PWD_SaveAndWrite+0x30>)
 8001eb8:	7812      	ldrb	r2, [r2, #0]
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4a05      	ldr	r2, [pc, #20]	; (8001ed4 <_PWD_SaveAndWrite+0x34>)
 8001ebe:	5453      	strb	r3, [r2, r1]
	LCD_WriteChar(c);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fe7c 	bl	8001bc0 <LCD_WriteChar>
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	200006f3 	.word	0x200006f3
 8001ed4:	200006b4 	.word	0x200006b4

08001ed8 <_CLK_HandleDateTimeInput>:

void _CLK_HandleDateTimeInput(void) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
	switch (_optionsCol) {
 8001edc:	4b9d      	ldr	r3, [pc, #628]	; (8002154 <_CLK_HandleDateTimeInput+0x27c>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	2b11      	cmp	r3, #17
 8001ee4:	f200 8141 	bhi.w	800216a <_CLK_HandleDateTimeInput+0x292>
 8001ee8:	a201      	add	r2, pc, #4	; (adr r2, 8001ef0 <_CLK_HandleDateTimeInput+0x18>)
 8001eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eee:	bf00      	nop
 8001ef0:	08001f39 	.word	0x08001f39
 8001ef4:	08001f67 	.word	0x08001f67
 8001ef8:	0800216b 	.word	0x0800216b
 8001efc:	08001f95 	.word	0x08001f95
 8001f00:	08001fc3 	.word	0x08001fc3
 8001f04:	0800216b 	.word	0x0800216b
 8001f08:	08001ff1 	.word	0x08001ff1
 8001f0c:	0800201f 	.word	0x0800201f
 8001f10:	0800216b 	.word	0x0800216b
 8001f14:	0800216b 	.word	0x0800216b
 8001f18:	0800204d 	.word	0x0800204d
 8001f1c:	0800207b 	.word	0x0800207b
 8001f20:	0800216b 	.word	0x0800216b
 8001f24:	080020a9 	.word	0x080020a9
 8001f28:	080020d7 	.word	0x080020d7
 8001f2c:	0800216b 	.word	0x0800216b
 8001f30:	08002105 	.word	0x08002105
 8001f34:	08002133 	.word	0x08002133
		ColIs(1)
			SetBetween('0', '3');
 8001f38:	4b87      	ldr	r3, [pc, #540]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b32      	cmp	r3, #50	; 0x32
 8001f3e:	d903      	bls.n	8001f48 <_CLK_HandleDateTimeInput+0x70>
 8001f40:	4b85      	ldr	r3, [pc, #532]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f42:	2230      	movs	r2, #48	; 0x30
 8001f44:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001f46:	e110      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '3');
 8001f48:	4b83      	ldr	r3, [pc, #524]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b2f      	cmp	r3, #47	; 0x2f
 8001f4e:	d803      	bhi.n	8001f58 <_CLK_HandleDateTimeInput+0x80>
 8001f50:	4b81      	ldr	r3, [pc, #516]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f52:	2230      	movs	r2, #48	; 0x30
 8001f54:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001f56:	e108      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '3');
 8001f58:	4b7f      	ldr	r3, [pc, #508]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	4b7d      	ldr	r3, [pc, #500]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f62:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001f64:	e101      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
		ColIs(2)
			SetBetween('0', '9');
 8001f66:	4b7c      	ldr	r3, [pc, #496]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b38      	cmp	r3, #56	; 0x38
 8001f6c:	d903      	bls.n	8001f76 <_CLK_HandleDateTimeInput+0x9e>
 8001f6e:	4b7a      	ldr	r3, [pc, #488]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f70:	2230      	movs	r2, #48	; 0x30
 8001f72:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001f74:	e0f9      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 8001f76:	4b78      	ldr	r3, [pc, #480]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b2f      	cmp	r3, #47	; 0x2f
 8001f7c:	d803      	bhi.n	8001f86 <_CLK_HandleDateTimeInput+0xae>
 8001f7e:	4b76      	ldr	r3, [pc, #472]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f80:	2230      	movs	r2, #48	; 0x30
 8001f82:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001f84:	e0f1      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 8001f86:	4b74      	ldr	r3, [pc, #464]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	4b72      	ldr	r3, [pc, #456]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f90:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001f92:	e0ea      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>

		ColIs(4)
			SetBetween('0', '1');
 8001f94:	4b70      	ldr	r3, [pc, #448]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b30      	cmp	r3, #48	; 0x30
 8001f9a:	d903      	bls.n	8001fa4 <_CLK_HandleDateTimeInput+0xcc>
 8001f9c:	4b6e      	ldr	r3, [pc, #440]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001f9e:	2230      	movs	r2, #48	; 0x30
 8001fa0:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001fa2:	e0e2      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '1');
 8001fa4:	4b6c      	ldr	r3, [pc, #432]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b2f      	cmp	r3, #47	; 0x2f
 8001faa:	d803      	bhi.n	8001fb4 <_CLK_HandleDateTimeInput+0xdc>
 8001fac:	4b6a      	ldr	r3, [pc, #424]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fae:	2230      	movs	r2, #48	; 0x30
 8001fb0:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001fb2:	e0da      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '1');
 8001fb4:	4b68      	ldr	r3, [pc, #416]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	4b66      	ldr	r3, [pc, #408]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fbe:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001fc0:	e0d3      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
		ColIs(5)
			SetBetween('0', '9');
 8001fc2:	4b65      	ldr	r3, [pc, #404]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b38      	cmp	r3, #56	; 0x38
 8001fc8:	d903      	bls.n	8001fd2 <_CLK_HandleDateTimeInput+0xfa>
 8001fca:	4b63      	ldr	r3, [pc, #396]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fcc:	2230      	movs	r2, #48	; 0x30
 8001fce:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001fd0:	e0cb      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 8001fd2:	4b61      	ldr	r3, [pc, #388]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b2f      	cmp	r3, #47	; 0x2f
 8001fd8:	d803      	bhi.n	8001fe2 <_CLK_HandleDateTimeInput+0x10a>
 8001fda:	4b5f      	ldr	r3, [pc, #380]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fdc:	2230      	movs	r2, #48	; 0x30
 8001fde:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001fe0:	e0c3      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 8001fe2:	4b5d      	ldr	r3, [pc, #372]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4b5b      	ldr	r3, [pc, #364]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001fec:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001fee:	e0bc      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>

		ColIs(7)
			SetBetween('2', '9');
 8001ff0:	4b59      	ldr	r3, [pc, #356]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2b38      	cmp	r3, #56	; 0x38
 8001ff6:	d903      	bls.n	8002000 <_CLK_HandleDateTimeInput+0x128>
 8001ff8:	4b57      	ldr	r3, [pc, #348]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8001ffa:	2232      	movs	r2, #50	; 0x32
 8001ffc:	701a      	strb	r2, [r3, #0]
		ColEnd
 8001ffe:	e0b4      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('2', '9');
 8002000:	4b55      	ldr	r3, [pc, #340]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b31      	cmp	r3, #49	; 0x31
 8002006:	d803      	bhi.n	8002010 <_CLK_HandleDateTimeInput+0x138>
 8002008:	4b53      	ldr	r3, [pc, #332]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800200a:	2232      	movs	r2, #50	; 0x32
 800200c:	701a      	strb	r2, [r3, #0]
		ColEnd
 800200e:	e0ac      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('2', '9');
 8002010:	4b51      	ldr	r3, [pc, #324]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	3301      	adds	r3, #1
 8002016:	b2da      	uxtb	r2, r3
 8002018:	4b4f      	ldr	r3, [pc, #316]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800201a:	701a      	strb	r2, [r3, #0]
		ColEnd
 800201c:	e0a5      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
		ColIs(8)
			SetBetween('0', '9');
 800201e:	4b4e      	ldr	r3, [pc, #312]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b38      	cmp	r3, #56	; 0x38
 8002024:	d903      	bls.n	800202e <_CLK_HandleDateTimeInput+0x156>
 8002026:	4b4c      	ldr	r3, [pc, #304]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002028:	2230      	movs	r2, #48	; 0x30
 800202a:	701a      	strb	r2, [r3, #0]
		ColEnd
 800202c:	e09d      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 800202e:	4b4a      	ldr	r3, [pc, #296]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b2f      	cmp	r3, #47	; 0x2f
 8002034:	d803      	bhi.n	800203e <_CLK_HandleDateTimeInput+0x166>
 8002036:	4b48      	ldr	r3, [pc, #288]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002038:	2230      	movs	r2, #48	; 0x30
 800203a:	701a      	strb	r2, [r3, #0]
		ColEnd
 800203c:	e095      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 800203e:	4b46      	ldr	r3, [pc, #280]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	3301      	adds	r3, #1
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4b44      	ldr	r3, [pc, #272]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002048:	701a      	strb	r2, [r3, #0]
		ColEnd
 800204a:	e08e      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>

		ColIs(11)
			SetBetween('0', '2');
 800204c:	4b42      	ldr	r3, [pc, #264]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b31      	cmp	r3, #49	; 0x31
 8002052:	d903      	bls.n	800205c <_CLK_HandleDateTimeInput+0x184>
 8002054:	4b40      	ldr	r3, [pc, #256]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002056:	2230      	movs	r2, #48	; 0x30
 8002058:	701a      	strb	r2, [r3, #0]
		ColEnd
 800205a:	e086      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '2');
 800205c:	4b3e      	ldr	r3, [pc, #248]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b2f      	cmp	r3, #47	; 0x2f
 8002062:	d803      	bhi.n	800206c <_CLK_HandleDateTimeInput+0x194>
 8002064:	4b3c      	ldr	r3, [pc, #240]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002066:	2230      	movs	r2, #48	; 0x30
 8002068:	701a      	strb	r2, [r3, #0]
		ColEnd
 800206a:	e07e      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '2');
 800206c:	4b3a      	ldr	r3, [pc, #232]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	3301      	adds	r3, #1
 8002072:	b2da      	uxtb	r2, r3
 8002074:	4b38      	ldr	r3, [pc, #224]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002076:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002078:	e077      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
		ColIs(12)
			SetBetween('0', '9');
 800207a:	4b37      	ldr	r3, [pc, #220]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b38      	cmp	r3, #56	; 0x38
 8002080:	d903      	bls.n	800208a <_CLK_HandleDateTimeInput+0x1b2>
 8002082:	4b35      	ldr	r3, [pc, #212]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002084:	2230      	movs	r2, #48	; 0x30
 8002086:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002088:	e06f      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 800208a:	4b33      	ldr	r3, [pc, #204]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b2f      	cmp	r3, #47	; 0x2f
 8002090:	d803      	bhi.n	800209a <_CLK_HandleDateTimeInput+0x1c2>
 8002092:	4b31      	ldr	r3, [pc, #196]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002094:	2230      	movs	r2, #48	; 0x30
 8002096:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002098:	e067      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 800209a:	4b2f      	ldr	r3, [pc, #188]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	3301      	adds	r3, #1
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4b2d      	ldr	r3, [pc, #180]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020a4:	701a      	strb	r2, [r3, #0]
		ColEnd
 80020a6:	e060      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>

		ColIs(14)
			SetBetween('0', '5');
 80020a8:	4b2b      	ldr	r3, [pc, #172]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b34      	cmp	r3, #52	; 0x34
 80020ae:	d903      	bls.n	80020b8 <_CLK_HandleDateTimeInput+0x1e0>
 80020b0:	4b29      	ldr	r3, [pc, #164]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020b2:	2230      	movs	r2, #48	; 0x30
 80020b4:	701a      	strb	r2, [r3, #0]
		ColEnd
 80020b6:	e058      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '5');
 80020b8:	4b27      	ldr	r3, [pc, #156]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b2f      	cmp	r3, #47	; 0x2f
 80020be:	d803      	bhi.n	80020c8 <_CLK_HandleDateTimeInput+0x1f0>
 80020c0:	4b25      	ldr	r3, [pc, #148]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020c2:	2230      	movs	r2, #48	; 0x30
 80020c4:	701a      	strb	r2, [r3, #0]
		ColEnd
 80020c6:	e050      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '5');
 80020c8:	4b23      	ldr	r3, [pc, #140]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	3301      	adds	r3, #1
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	4b21      	ldr	r3, [pc, #132]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020d2:	701a      	strb	r2, [r3, #0]
		ColEnd
 80020d4:	e049      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
		ColIs(15)
			SetBetween('0', '9');
 80020d6:	4b20      	ldr	r3, [pc, #128]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b38      	cmp	r3, #56	; 0x38
 80020dc:	d903      	bls.n	80020e6 <_CLK_HandleDateTimeInput+0x20e>
 80020de:	4b1e      	ldr	r3, [pc, #120]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020e0:	2230      	movs	r2, #48	; 0x30
 80020e2:	701a      	strb	r2, [r3, #0]
		ColEnd
 80020e4:	e041      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b2f      	cmp	r3, #47	; 0x2f
 80020ec:	d803      	bhi.n	80020f6 <_CLK_HandleDateTimeInput+0x21e>
 80020ee:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020f0:	2230      	movs	r2, #48	; 0x30
 80020f2:	701a      	strb	r2, [r3, #0]
		ColEnd
 80020f4:	e039      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '9');
 80020f6:	4b18      	ldr	r3, [pc, #96]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	3301      	adds	r3, #1
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4b16      	ldr	r3, [pc, #88]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002100:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002102:	e032      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>

		ColIs(17)
			SetBetween('0', '5');
 8002104:	4b14      	ldr	r3, [pc, #80]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b34      	cmp	r3, #52	; 0x34
 800210a:	d903      	bls.n	8002114 <_CLK_HandleDateTimeInput+0x23c>
 800210c:	4b12      	ldr	r3, [pc, #72]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800210e:	2230      	movs	r2, #48	; 0x30
 8002110:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002112:	e02a      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '5');
 8002114:	4b10      	ldr	r3, [pc, #64]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b2f      	cmp	r3, #47	; 0x2f
 800211a:	d803      	bhi.n	8002124 <_CLK_HandleDateTimeInput+0x24c>
 800211c:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800211e:	2230      	movs	r2, #48	; 0x30
 8002120:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002122:	e022      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
			SetBetween('0', '5');
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	3301      	adds	r3, #1
 800212a:	b2da      	uxtb	r2, r3
 800212c:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800212e:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002130:	e01b      	b.n	800216a <_CLK_HandleDateTimeInput+0x292>
		ColIs(18)
			SetBetween('0', '9');
 8002132:	4b09      	ldr	r3, [pc, #36]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b38      	cmp	r3, #56	; 0x38
 8002138:	d903      	bls.n	8002142 <_CLK_HandleDateTimeInput+0x26a>
 800213a:	4b07      	ldr	r3, [pc, #28]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800213c:	2230      	movs	r2, #48	; 0x30
 800213e:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002140:	e012      	b.n	8002168 <_CLK_HandleDateTimeInput+0x290>
			SetBetween('0', '9');
 8002142:	4b05      	ldr	r3, [pc, #20]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b2f      	cmp	r3, #47	; 0x2f
 8002148:	d808      	bhi.n	800215c <_CLK_HandleDateTimeInput+0x284>
 800214a:	4b03      	ldr	r3, [pc, #12]	; (8002158 <_CLK_HandleDateTimeInput+0x280>)
 800214c:	2230      	movs	r2, #48	; 0x30
 800214e:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002150:	e00a      	b.n	8002168 <_CLK_HandleDateTimeInput+0x290>
 8002152:	bf00      	nop
 8002154:	200006ae 	.word	0x200006ae
 8002158:	200006af 	.word	0x200006af
			SetBetween('0', '9');
 800215c:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <_CLK_HandleDateTimeInput+0x2b0>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	b2da      	uxtb	r2, r3
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <_CLK_HandleDateTimeInput+0x2b0>)
 8002166:	701a      	strb	r2, [r3, #0]
		ColEnd
 8002168:	bf00      	nop
	}

	LCD_WriteChar(_optionsChar);
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <_CLK_HandleDateTimeInput+0x2b0>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fd26 	bl	8001bc0 <LCD_WriteChar>
	UserDateTime[_optionsCol] = _optionsChar;
 8002174:	4b05      	ldr	r3, [pc, #20]	; (800218c <_CLK_HandleDateTimeInput+0x2b4>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	461a      	mov	r2, r3
 800217a:	4b03      	ldr	r3, [pc, #12]	; (8002188 <_CLK_HandleDateTimeInput+0x2b0>)
 800217c:	7819      	ldrb	r1, [r3, #0]
 800217e:	4b04      	ldr	r3, [pc, #16]	; (8002190 <_CLK_HandleDateTimeInput+0x2b8>)
 8002180:	5499      	strb	r1, [r3, r2]
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	200006af 	.word	0x200006af
 800218c:	200006ae 	.word	0x200006ae
 8002190:	200006e0 	.word	0x200006e0

08002194 <_CLK_MoveInputRight>:

void _CLK_MoveInputRight(void) {
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
	switch (_optionsCol) {
 8002198:	4b2d      	ldr	r3, [pc, #180]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	3b02      	subs	r3, #2
 800219e:	2b10      	cmp	r3, #16
 80021a0:	d84c      	bhi.n	800223c <_CLK_MoveInputRight+0xa8>
 80021a2:	a201      	add	r2, pc, #4	; (adr r2, 80021a8 <_CLK_MoveInputRight+0x14>)
 80021a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a8:	0800222d 	.word	0x0800222d
 80021ac:	0800223d 	.word	0x0800223d
 80021b0:	0800223d 	.word	0x0800223d
 80021b4:	0800221d 	.word	0x0800221d
 80021b8:	0800223d 	.word	0x0800223d
 80021bc:	0800223d 	.word	0x0800223d
 80021c0:	0800220d 	.word	0x0800220d
 80021c4:	0800223d 	.word	0x0800223d
 80021c8:	0800223d 	.word	0x0800223d
 80021cc:	0800223d 	.word	0x0800223d
 80021d0:	080021fd 	.word	0x080021fd
 80021d4:	0800223d 	.word	0x0800223d
 80021d8:	0800223d 	.word	0x0800223d
 80021dc:	080021ed 	.word	0x080021ed
 80021e0:	0800223d 	.word	0x0800223d
 80021e4:	0800223d 	.word	0x0800223d
 80021e8:	0800224b 	.word	0x0800224b
		ColIs(18)
		ColEnd

		ColIs(15)
			LCD_SetCursor(17, 1);
 80021ec:	2101      	movs	r1, #1
 80021ee:	2011      	movs	r0, #17
 80021f0:	f7ff f9ce 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 17;
 80021f4:	4b16      	ldr	r3, [pc, #88]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 80021f6:	2211      	movs	r2, #17
 80021f8:	701a      	strb	r2, [r3, #0]
		ColEnd
 80021fa:	e027      	b.n	800224c <_CLK_MoveInputRight+0xb8>

		ColIs(12)
			LCD_SetCursor(14, 1);
 80021fc:	2101      	movs	r1, #1
 80021fe:	200e      	movs	r0, #14
 8002200:	f7ff f9c6 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 14;
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 8002206:	220e      	movs	r2, #14
 8002208:	701a      	strb	r2, [r3, #0]
		ColEnd
 800220a:	e01f      	b.n	800224c <_CLK_MoveInputRight+0xb8>

		ColIs(8)
			LCD_SetCursor(11, 1);
 800220c:	2101      	movs	r1, #1
 800220e:	200b      	movs	r0, #11
 8002210:	f7ff f9be 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 11;
 8002214:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 8002216:	220b      	movs	r2, #11
 8002218:	701a      	strb	r2, [r3, #0]
		ColEnd
 800221a:	e017      	b.n	800224c <_CLK_MoveInputRight+0xb8>

		ColIs(5)
			LCD_SetCursor(7, 1);
 800221c:	2101      	movs	r1, #1
 800221e:	2007      	movs	r0, #7
 8002220:	f7ff f9b6 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 7;
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 8002226:	2207      	movs	r2, #7
 8002228:	701a      	strb	r2, [r3, #0]
		ColEnd
 800222a:	e00f      	b.n	800224c <_CLK_MoveInputRight+0xb8>

		ColIs(2)
			LCD_SetCursor(4, 1);
 800222c:	2101      	movs	r1, #1
 800222e:	2004      	movs	r0, #4
 8002230:	f7ff f9ae 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 4;
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 8002236:	2204      	movs	r2, #4
 8002238:	701a      	strb	r2, [r3, #0]
		ColEnd
 800223a:	e007      	b.n	800224c <_CLK_MoveInputRight+0xb8>

		default:
			_optionsCol = LCD_CursorRight();
 800223c:	f7ff fc4c 	bl	8001ad8 <LCD_CursorRight>
 8002240:	4603      	mov	r3, r0
 8002242:	461a      	mov	r2, r3
 8002244:	4b02      	ldr	r3, [pc, #8]	; (8002250 <_CLK_MoveInputRight+0xbc>)
 8002246:	701a      	strb	r2, [r3, #0]
	}
}
 8002248:	e000      	b.n	800224c <_CLK_MoveInputRight+0xb8>
		ColEnd
 800224a:	bf00      	nop
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200006ae 	.word	0x200006ae

08002254 <_CLK_MoveInputLeft>:

void _CLK_MoveInputLeft(void) {
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
	switch (_optionsCol) {
 8002258:	4b2d      	ldr	r3, [pc, #180]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	3b01      	subs	r3, #1
 800225e:	2b10      	cmp	r3, #16
 8002260:	d84c      	bhi.n	80022fc <_CLK_MoveInputLeft+0xa8>
 8002262:	a201      	add	r2, pc, #4	; (adr r2, 8002268 <_CLK_MoveInputLeft+0x14>)
 8002264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002268:	0800230b 	.word	0x0800230b
 800226c:	080022fd 	.word	0x080022fd
 8002270:	080022fd 	.word	0x080022fd
 8002274:	080022ad 	.word	0x080022ad
 8002278:	080022fd 	.word	0x080022fd
 800227c:	080022fd 	.word	0x080022fd
 8002280:	080022bd 	.word	0x080022bd
 8002284:	080022fd 	.word	0x080022fd
 8002288:	080022fd 	.word	0x080022fd
 800228c:	080022fd 	.word	0x080022fd
 8002290:	080022cd 	.word	0x080022cd
 8002294:	080022fd 	.word	0x080022fd
 8002298:	080022fd 	.word	0x080022fd
 800229c:	080022dd 	.word	0x080022dd
 80022a0:	080022fd 	.word	0x080022fd
 80022a4:	080022fd 	.word	0x080022fd
 80022a8:	080022ed 	.word	0x080022ed
		ColIs(1)
		ColEnd

		ColIs(4)
			LCD_SetCursor(2, 1);
 80022ac:	2101      	movs	r1, #1
 80022ae:	2002      	movs	r0, #2
 80022b0:	f7ff f96e 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 2;
 80022b4:	4b16      	ldr	r3, [pc, #88]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 80022b6:	2202      	movs	r2, #2
 80022b8:	701a      	strb	r2, [r3, #0]
		ColEnd
 80022ba:	e027      	b.n	800230c <_CLK_MoveInputLeft+0xb8>

		ColIs(7)
			LCD_SetCursor(5, 1);
 80022bc:	2101      	movs	r1, #1
 80022be:	2005      	movs	r0, #5
 80022c0:	f7ff f966 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 5;
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 80022c6:	2205      	movs	r2, #5
 80022c8:	701a      	strb	r2, [r3, #0]
		ColEnd
 80022ca:	e01f      	b.n	800230c <_CLK_MoveInputLeft+0xb8>

		ColIs(11)
			LCD_SetCursor(8, 1);
 80022cc:	2101      	movs	r1, #1
 80022ce:	2008      	movs	r0, #8
 80022d0:	f7ff f95e 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 8;
 80022d4:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 80022d6:	2208      	movs	r2, #8
 80022d8:	701a      	strb	r2, [r3, #0]
		ColEnd
 80022da:	e017      	b.n	800230c <_CLK_MoveInputLeft+0xb8>

		ColIs(14)
			LCD_SetCursor(12, 1);
 80022dc:	2101      	movs	r1, #1
 80022de:	200c      	movs	r0, #12
 80022e0:	f7ff f956 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 12;
 80022e4:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 80022e6:	220c      	movs	r2, #12
 80022e8:	701a      	strb	r2, [r3, #0]
		ColEnd
 80022ea:	e00f      	b.n	800230c <_CLK_MoveInputLeft+0xb8>

		ColIs(17)
			LCD_SetCursor(15, 1);
 80022ec:	2101      	movs	r1, #1
 80022ee:	200f      	movs	r0, #15
 80022f0:	f7ff f94e 	bl	8001590 <LCD_SetCursor>
			_optionsCol = 15;
 80022f4:	4b06      	ldr	r3, [pc, #24]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 80022f6:	220f      	movs	r2, #15
 80022f8:	701a      	strb	r2, [r3, #0]
		ColEnd
 80022fa:	e007      	b.n	800230c <_CLK_MoveInputLeft+0xb8>

		default:
			_optionsCol = LCD_CursorLeft();
 80022fc:	f7ff fbbe 	bl	8001a7c <LCD_CursorLeft>
 8002300:	4603      	mov	r3, r0
 8002302:	461a      	mov	r2, r3
 8002304:	4b02      	ldr	r3, [pc, #8]	; (8002310 <_CLK_MoveInputLeft+0xbc>)
 8002306:	701a      	strb	r2, [r3, #0]
	}
}
 8002308:	e000      	b.n	800230c <_CLK_MoveInputLeft+0xb8>
		ColEnd
 800230a:	bf00      	nop
}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}
 8002310:	200006ae 	.word	0x200006ae

08002314 <_CLK_ParseAndSetDateTime>:

void _CLK_ParseAndSetDateTime(void) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
	uint8_t date[6], time[6];
	bool error = false;
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]

	date[0] = UserDateTime[1] - '0';
 800231e:	4b72      	ldr	r3, [pc, #456]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002320:	785b      	ldrb	r3, [r3, #1]
 8002322:	3b30      	subs	r3, #48	; 0x30
 8002324:	b2db      	uxtb	r3, r3
 8002326:	723b      	strb	r3, [r7, #8]
	date[1] = UserDateTime[2] - '0';
 8002328:	4b6f      	ldr	r3, [pc, #444]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 800232a:	789b      	ldrb	r3, [r3, #2]
 800232c:	3b30      	subs	r3, #48	; 0x30
 800232e:	b2db      	uxtb	r3, r3
 8002330:	727b      	strb	r3, [r7, #9]
	date[2] = UserDateTime[4] - '0';
 8002332:	4b6d      	ldr	r3, [pc, #436]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002334:	791b      	ldrb	r3, [r3, #4]
 8002336:	3b30      	subs	r3, #48	; 0x30
 8002338:	b2db      	uxtb	r3, r3
 800233a:	72bb      	strb	r3, [r7, #10]
	date[3] = UserDateTime[5] - '0';
 800233c:	4b6a      	ldr	r3, [pc, #424]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 800233e:	795b      	ldrb	r3, [r3, #5]
 8002340:	3b30      	subs	r3, #48	; 0x30
 8002342:	b2db      	uxtb	r3, r3
 8002344:	72fb      	strb	r3, [r7, #11]
	date[4] = UserDateTime[7] - '0';
 8002346:	4b68      	ldr	r3, [pc, #416]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002348:	79db      	ldrb	r3, [r3, #7]
 800234a:	3b30      	subs	r3, #48	; 0x30
 800234c:	b2db      	uxtb	r3, r3
 800234e:	733b      	strb	r3, [r7, #12]
	date[5] = UserDateTime[8] - '0';
 8002350:	4b65      	ldr	r3, [pc, #404]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002352:	7a1b      	ldrb	r3, [r3, #8]
 8002354:	3b30      	subs	r3, #48	; 0x30
 8002356:	b2db      	uxtb	r3, r3
 8002358:	737b      	strb	r3, [r7, #13]

	time[0] = UserDateTime[11] - '0';
 800235a:	4b63      	ldr	r3, [pc, #396]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 800235c:	7adb      	ldrb	r3, [r3, #11]
 800235e:	3b30      	subs	r3, #48	; 0x30
 8002360:	b2db      	uxtb	r3, r3
 8002362:	703b      	strb	r3, [r7, #0]
	time[1] = UserDateTime[12] - '0';
 8002364:	4b60      	ldr	r3, [pc, #384]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002366:	7b1b      	ldrb	r3, [r3, #12]
 8002368:	3b30      	subs	r3, #48	; 0x30
 800236a:	b2db      	uxtb	r3, r3
 800236c:	707b      	strb	r3, [r7, #1]
	time[2] = UserDateTime[14] - '0';
 800236e:	4b5e      	ldr	r3, [pc, #376]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002370:	7b9b      	ldrb	r3, [r3, #14]
 8002372:	3b30      	subs	r3, #48	; 0x30
 8002374:	b2db      	uxtb	r3, r3
 8002376:	70bb      	strb	r3, [r7, #2]
	time[3] = UserDateTime[15] - '0';
 8002378:	4b5b      	ldr	r3, [pc, #364]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 800237a:	7bdb      	ldrb	r3, [r3, #15]
 800237c:	3b30      	subs	r3, #48	; 0x30
 800237e:	b2db      	uxtb	r3, r3
 8002380:	70fb      	strb	r3, [r7, #3]
	time[4] = UserDateTime[17] - '0';
 8002382:	4b59      	ldr	r3, [pc, #356]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 8002384:	7c5b      	ldrb	r3, [r3, #17]
 8002386:	3b30      	subs	r3, #48	; 0x30
 8002388:	b2db      	uxtb	r3, r3
 800238a:	713b      	strb	r3, [r7, #4]
	time[5] = UserDateTime[18] - '0';
 800238c:	4b56      	ldr	r3, [pc, #344]	; (80024e8 <_CLK_ParseAndSetDateTime+0x1d4>)
 800238e:	7c9b      	ldrb	r3, [r3, #18]
 8002390:	3b30      	subs	r3, #48	; 0x30
 8002392:	b2db      	uxtb	r3, r3
 8002394:	717b      	strb	r3, [r7, #5]

	/* Odrzucenie bdnych danych */
	if (date[2] == 1 && date[3] > 2) {
 8002396:	7abb      	ldrb	r3, [r7, #10]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d104      	bne.n	80023a6 <_CLK_ParseAndSetDateTime+0x92>
 800239c:	7afb      	ldrb	r3, [r7, #11]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <_CLK_ParseAndSetDateTime+0x92>
		/* ponad 12 miesicy */
		error = true;
 80023a2:	2301      	movs	r3, #1
 80023a4:	73fb      	strb	r3, [r7, #15]
	}
	if (Month(0,0)) {
 80023a6:	7abb      	ldrb	r3, [r7, #10]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d104      	bne.n	80023b6 <_CLK_ParseAndSetDateTime+0xa2>
 80023ac:	7afb      	ldrb	r3, [r7, #11]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <_CLK_ParseAndSetDateTime+0xa2>
		/* zerowy miesiac */
		error = true;
 80023b2:	2301      	movs	r3, #1
 80023b4:	73fb      	strb	r3, [r7, #15]
	}
	if (time[0] == 2 && time[1] > 3) {
 80023b6:	783b      	ldrb	r3, [r7, #0]
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d104      	bne.n	80023c6 <_CLK_ParseAndSetDateTime+0xb2>
 80023bc:	787b      	ldrb	r3, [r7, #1]
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d901      	bls.n	80023c6 <_CLK_ParseAndSetDateTime+0xb2>
		/* ponad 23 godziny */
		error = true;
 80023c2:	2301      	movs	r3, #1
 80023c4:	73fb      	strb	r3, [r7, #15]
	}
	if (Month(0,1)||Month(0,3)||Month(0,5)||
 80023c6:	7abb      	ldrb	r3, [r7, #10]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <_CLK_ParseAndSetDateTime+0xbe>
 80023cc:	7afb      	ldrb	r3, [r7, #11]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d023      	beq.n	800241a <_CLK_ParseAndSetDateTime+0x106>
 80023d2:	7abb      	ldrb	r3, [r7, #10]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <_CLK_ParseAndSetDateTime+0xca>
 80023d8:	7afb      	ldrb	r3, [r7, #11]
 80023da:	2b03      	cmp	r3, #3
 80023dc:	d01d      	beq.n	800241a <_CLK_ParseAndSetDateTime+0x106>
 80023de:	7abb      	ldrb	r3, [r7, #10]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d102      	bne.n	80023ea <_CLK_ParseAndSetDateTime+0xd6>
 80023e4:	7afb      	ldrb	r3, [r7, #11]
 80023e6:	2b05      	cmp	r3, #5
 80023e8:	d017      	beq.n	800241a <_CLK_ParseAndSetDateTime+0x106>
		Month(0,7)||Month(0,8)||Month(1,0)||
 80023ea:	7abb      	ldrb	r3, [r7, #10]
	if (Month(0,1)||Month(0,3)||Month(0,5)||
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d102      	bne.n	80023f6 <_CLK_ParseAndSetDateTime+0xe2>
		Month(0,7)||Month(0,8)||Month(1,0)||
 80023f0:	7afb      	ldrb	r3, [r7, #11]
 80023f2:	2b07      	cmp	r3, #7
 80023f4:	d011      	beq.n	800241a <_CLK_ParseAndSetDateTime+0x106>
 80023f6:	7abb      	ldrb	r3, [r7, #10]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d102      	bne.n	8002402 <_CLK_ParseAndSetDateTime+0xee>
 80023fc:	7afb      	ldrb	r3, [r7, #11]
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d00b      	beq.n	800241a <_CLK_ParseAndSetDateTime+0x106>
 8002402:	7abb      	ldrb	r3, [r7, #10]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d102      	bne.n	800240e <_CLK_ParseAndSetDateTime+0xfa>
 8002408:	7afb      	ldrb	r3, [r7, #11]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <_CLK_ParseAndSetDateTime+0x106>
		Month(1,2)) {
 800240e:	7abb      	ldrb	r3, [r7, #10]
		Month(0,7)||Month(0,8)||Month(1,0)||
 8002410:	2b01      	cmp	r3, #1
 8002412:	d10a      	bne.n	800242a <_CLK_ParseAndSetDateTime+0x116>
		Month(1,2)) {
 8002414:	7afb      	ldrb	r3, [r7, #11]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d107      	bne.n	800242a <_CLK_ParseAndSetDateTime+0x116>
		/* miesiac 31 dniowy */
		if (date[0] == 3 && date[1] > 1) {
 800241a:	7a3b      	ldrb	r3, [r7, #8]
 800241c:	2b03      	cmp	r3, #3
 800241e:	d104      	bne.n	800242a <_CLK_ParseAndSetDateTime+0x116>
 8002420:	7a7b      	ldrb	r3, [r7, #9]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d901      	bls.n	800242a <_CLK_ParseAndSetDateTime+0x116>
			error = true;
 8002426:	2301      	movs	r3, #1
 8002428:	73fb      	strb	r3, [r7, #15]
		}
	}
	if (Month(0,4)||Month(0,4)||Month(0,4)||
 800242a:	7abb      	ldrb	r3, [r7, #10]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d102      	bne.n	8002436 <_CLK_ParseAndSetDateTime+0x122>
 8002430:	7afb      	ldrb	r3, [r7, #11]
 8002432:	2b04      	cmp	r3, #4
 8002434:	d011      	beq.n	800245a <_CLK_ParseAndSetDateTime+0x146>
 8002436:	7abb      	ldrb	r3, [r7, #10]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d102      	bne.n	8002442 <_CLK_ParseAndSetDateTime+0x12e>
 800243c:	7afb      	ldrb	r3, [r7, #11]
 800243e:	2b04      	cmp	r3, #4
 8002440:	d00b      	beq.n	800245a <_CLK_ParseAndSetDateTime+0x146>
 8002442:	7abb      	ldrb	r3, [r7, #10]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d102      	bne.n	800244e <_CLK_ParseAndSetDateTime+0x13a>
 8002448:	7afb      	ldrb	r3, [r7, #11]
 800244a:	2b04      	cmp	r3, #4
 800244c:	d005      	beq.n	800245a <_CLK_ParseAndSetDateTime+0x146>
		Month(0,4)) {
 800244e:	7abb      	ldrb	r3, [r7, #10]
	if (Month(0,4)||Month(0,4)||Month(0,4)||
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10a      	bne.n	800246a <_CLK_ParseAndSetDateTime+0x156>
		Month(0,4)) {
 8002454:	7afb      	ldrb	r3, [r7, #11]
 8002456:	2b04      	cmp	r3, #4
 8002458:	d107      	bne.n	800246a <_CLK_ParseAndSetDateTime+0x156>
		/* miesiac 30 dniowy */
		if (date[0] == 3 && date[1] != 0) {
 800245a:	7a3b      	ldrb	r3, [r7, #8]
 800245c:	2b03      	cmp	r3, #3
 800245e:	d104      	bne.n	800246a <_CLK_ParseAndSetDateTime+0x156>
 8002460:	7a7b      	ldrb	r3, [r7, #9]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <_CLK_ParseAndSetDateTime+0x156>
			error = true;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
		}
	}
	if (Month(0,2)) {
 800246a:	7abb      	ldrb	r3, [r7, #10]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d115      	bne.n	800249c <_CLK_ParseAndSetDateTime+0x188>
 8002470:	7afb      	ldrb	r3, [r7, #11]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d112      	bne.n	800249c <_CLK_ParseAndSetDateTime+0x188>
		/* luty */
		if (date[0] > 2) {
 8002476:	7a3b      	ldrb	r3, [r7, #8]
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <_CLK_ParseAndSetDateTime+0x16c>
			error = true;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
		}
		if (date[5] % 4 != 0) {
 8002480:	7b7b      	ldrb	r3, [r7, #13]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	d007      	beq.n	800249c <_CLK_ParseAndSetDateTime+0x188>
			/* rok zwykly */
			if (date[0] == 2 && date[1] == 9) {
 800248c:	7a3b      	ldrb	r3, [r7, #8]
 800248e:	2b02      	cmp	r3, #2
 8002490:	d104      	bne.n	800249c <_CLK_ParseAndSetDateTime+0x188>
 8002492:	7a7b      	ldrb	r3, [r7, #9]
 8002494:	2b09      	cmp	r3, #9
 8002496:	d101      	bne.n	800249c <_CLK_ParseAndSetDateTime+0x188>
				error = true;
 8002498:	2301      	movs	r3, #1
 800249a:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	LCD_DisableCursor();
 800249c:	f7ff f8be 	bl	800161c <LCD_DisableCursor>

	if (error) {
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d014      	beq.n	80024d0 <_CLK_ParseAndSetDateTime+0x1bc>
		/* handluj z tym */
		LCD_ClearScreen();
 80024a6:	f7ff f861 	bl	800156c <LCD_ClearScreen>

		LCD_SetCursor(0, 1);
 80024aa:	2101      	movs	r1, #1
 80024ac:	2000      	movs	r0, #0
 80024ae:	f7ff f86f 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("Invalid data");
 80024b2:	480e      	ldr	r0, [pc, #56]	; (80024ec <_CLK_ParseAndSetDateTime+0x1d8>)
 80024b4:	f7ff f92e 	bl	8001714 <LCD_PrintCentered>
		LCD_SetCursor(0, 2);
 80024b8:	2102      	movs	r1, #2
 80024ba:	2000      	movs	r0, #0
 80024bc:	f7ff f868 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("Ommiting update!");
 80024c0:	480b      	ldr	r0, [pc, #44]	; (80024f0 <_CLK_ParseAndSetDateTime+0x1dc>)
 80024c2:	f7ff f927 	bl	8001714 <LCD_PrintCentered>

		HAL_Delay(1000);
 80024c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024ca:	f003 fc99 	bl	8005e00 <HAL_Delay>
	}
	else {
		SD_SetDateTime(date, time);
	}
}
 80024ce:	e006      	b.n	80024de <_CLK_ParseAndSetDateTime+0x1ca>
		SD_SetDateTime(date, time);
 80024d0:	463a      	mov	r2, r7
 80024d2:	f107 0308 	add.w	r3, r7, #8
 80024d6:	4611      	mov	r1, r2
 80024d8:	4618      	mov	r0, r3
 80024da:	f001 fbcb 	bl	8003c74 <SD_SetDateTime>
}
 80024de:	bf00      	nop
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200006e0 	.word	0x200006e0
 80024ec:	0800c244 	.word	0x0800c244
 80024f0:	0800c254 	.word	0x0800c254

080024f4 <MENU_PasswdInput>:

void MENU_PasswdInput(void) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	if (State != ST_PassInput) {
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <MENU_PasswdInput+0x44>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d018      	beq.n	8002532 <MENU_PasswdInput+0x3e>
		State = ST_PassInput;
 8002500:	4b0d      	ldr	r3, [pc, #52]	; (8002538 <MENU_PasswdInput+0x44>)
 8002502:	2203      	movs	r2, #3
 8002504:	701a      	strb	r2, [r3, #0]
		LCD_ClearScreen();
 8002506:	f7ff f831 	bl	800156c <LCD_ClearScreen>

		LCD_PrintCentered("Enter WiFi password:");
 800250a:	480c      	ldr	r0, [pc, #48]	; (800253c <MENU_PasswdInput+0x48>)
 800250c:	f7ff f902 	bl	8001714 <LCD_PrintCentered>
		LCD_SetCursor(0, 3);
 8002510:	2103      	movs	r1, #3
 8002512:	2000      	movs	r0, #0
 8002514:	f7ff f83c 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("Press DOWN to accept");
 8002518:	4809      	ldr	r0, [pc, #36]	; (8002540 <MENU_PasswdInput+0x4c>)
 800251a:	f7ff f8fb 	bl	8001714 <LCD_PrintCentered>
		LCD_SetCursor(0, 1);
 800251e:	2101      	movs	r1, #1
 8002520:	2000      	movs	r0, #0
 8002522:	f7ff f835 	bl	8001590 <LCD_SetCursor>

		_PWD_ResetPasswd();
 8002526:	f7ff fc7f 	bl	8001e28 <_PWD_ResetPasswd>

		LCD_DisableBlink();
 800252a:	f7ff f8a3 	bl	8001674 <LCD_DisableBlink>
		LCD_EnableCursor();
 800252e:	f7ff f88b 	bl	8001648 <LCD_EnableCursor>
	}
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000d31 	.word	0x20000d31
 800253c:	0800c268 	.word	0x0800c268
 8002540:	0800c280 	.word	0x0800c280

08002544 <MENU_Options>:

void MENU_Options(void) {
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
	if (State != ST_Options) {
 8002548:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <MENU_Options+0x40>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d016      	beq.n	800257e <MENU_Options+0x3a>
		State = ST_Options;
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <MENU_Options+0x40>)
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
		LCD_ClearScreen();
 8002556:	f7ff f809 	bl	800156c <LCD_ClearScreen>

		_currentOption = 1;
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <MENU_Options+0x44>)
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
		LCD_PrintOptionsScreen(_optionsString, _currentOption);
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <MENU_Options+0x44>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	4619      	mov	r1, r3
 8002566:	4809      	ldr	r0, [pc, #36]	; (800258c <MENU_Options+0x48>)
 8002568:	f7ff fba6 	bl	8001cb8 <LCD_PrintOptionsScreen>
		LCD_SetCursor(0, 1);
 800256c:	2101      	movs	r1, #1
 800256e:	2000      	movs	r0, #0
 8002570:	f7ff f80e 	bl	8001590 <LCD_SetCursor>
		_optionsRow = 1;
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <MENU_Options+0x4c>)
 8002576:	2201      	movs	r2, #1
 8002578:	701a      	strb	r2, [r3, #0]

		LCD_EnableBlink();
 800257a:	f7ff f891 	bl	80016a0 <LCD_EnableBlink>
	}
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20000d31 	.word	0x20000d31
 8002588:	200006ad 	.word	0x200006ad
 800258c:	20000000 	.word	0x20000000
 8002590:	200006ac 	.word	0x200006ac

08002594 <MENU_OptionsSetDateTime>:

void MENU_OptionsSetDateTime(void) {
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
	if (State != ST_SetDateTime) {
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <MENU_OptionsSetDateTime+0x88>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d038      	beq.n	8002614 <MENU_OptionsSetDateTime+0x80>
		State = ST_SetDateTime;
 80025a2:	4b1e      	ldr	r3, [pc, #120]	; (800261c <MENU_OptionsSetDateTime+0x88>)
 80025a4:	2204      	movs	r2, #4
 80025a6:	701a      	strb	r2, [r3, #0]
		LCD_ClearScreen();
 80025a8:	f7fe ffe0 	bl	800156c <LCD_ClearScreen>

		LCD_Print("---Date------Time---");
 80025ac:	481c      	ldr	r0, [pc, #112]	; (8002620 <MENU_OptionsSetDateTime+0x8c>)
 80025ae:	f7ff f88d 	bl	80016cc <LCD_Print>
		LCD_SetCursor(0, 1);
 80025b2:	2101      	movs	r1, #1
 80025b4:	2000      	movs	r0, #0
 80025b6:	f7fe ffeb 	bl	8001590 <LCD_SetCursor>
		LCD_Print("|00.00.00||00.00.00|");
 80025ba:	481a      	ldr	r0, [pc, #104]	; (8002624 <MENU_OptionsSetDateTime+0x90>)
 80025bc:	f7ff f886 	bl	80016cc <LCD_Print>
		LCD_SetCursor(0, 2);
 80025c0:	2102      	movs	r1, #2
 80025c2:	2000      	movs	r0, #0
 80025c4:	f7fe ffe4 	bl	8001590 <LCD_SetCursor>
		LCD_Print("--------------------");
 80025c8:	4817      	ldr	r0, [pc, #92]	; (8002628 <MENU_OptionsSetDateTime+0x94>)
 80025ca:	f7ff f87f 	bl	80016cc <LCD_Print>
		LCD_SetCursor(0, 3);
 80025ce:	2103      	movs	r1, #3
 80025d0:	2000      	movs	r0, #0
 80025d2:	f7fe ffdd 	bl	8001590 <LCD_SetCursor>
		LCD_Print("Press DOWN to accept");
 80025d6:	4815      	ldr	r0, [pc, #84]	; (800262c <MENU_OptionsSetDateTime+0x98>)
 80025d8:	f7ff f878 	bl	80016cc <LCD_Print>

		LCD_SetCursor(1, 1);
 80025dc:	2101      	movs	r1, #1
 80025de:	2001      	movs	r0, #1
 80025e0:	f7fe ffd6 	bl	8001590 <LCD_SetCursor>
		_optionsCol = 1;
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <MENU_OptionsSetDateTime+0x9c>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	701a      	strb	r2, [r3, #0]

		LCD_DisableBlink();
 80025ea:	f7ff f843 	bl	8001674 <LCD_DisableBlink>
		LCD_EnableCursor();
 80025ee:	f7ff f82b 	bl	8001648 <LCD_EnableCursor>

		for (int i = 0; i < DT_LEN; i++) {
 80025f2:	2300      	movs	r3, #0
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	e007      	b.n	8002608 <MENU_OptionsSetDateTime+0x74>
			UserDateTime[i] = MIN_DT_CHAR;
 80025f8:	4a0e      	ldr	r2, [pc, #56]	; (8002634 <MENU_OptionsSetDateTime+0xa0>)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4413      	add	r3, r2
 80025fe:	2230      	movs	r2, #48	; 0x30
 8002600:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < DT_LEN; i++) {
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3301      	adds	r3, #1
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b12      	cmp	r3, #18
 800260c:	ddf4      	ble.n	80025f8 <MENU_OptionsSetDateTime+0x64>
		}

		_optionsChar = MIN_DT_CHAR;
 800260e:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <MENU_OptionsSetDateTime+0xa4>)
 8002610:	2230      	movs	r2, #48	; 0x30
 8002612:	701a      	strb	r2, [r3, #0]
	}
}
 8002614:	bf00      	nop
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000d31 	.word	0x20000d31
 8002620:	0800c298 	.word	0x0800c298
 8002624:	0800c2b0 	.word	0x0800c2b0
 8002628:	0800c2c8 	.word	0x0800c2c8
 800262c:	0800c280 	.word	0x0800c280
 8002630:	200006ae 	.word	0x200006ae
 8002634:	200006e0 	.word	0x200006e0
 8002638:	200006af 	.word	0x200006af

0800263c <_WiFi_NofNetworks>:

uint8_t _WiFi_NofNetworks(char* data) {
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
	int amount = 0;
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
	for (int i = 0;; i++) {
 8002648:	2300      	movs	r3, #0
 800264a:	60bb      	str	r3, [r7, #8]
		if (data[i] == 0) {
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d102      	bne.n	800265e <_WiFi_NofNetworks+0x22>
			return amount;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	e00c      	b.n	8002678 <_WiFi_NofNetworks+0x3c>
		}

		if (data[i] == ';'){
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	4413      	add	r3, r2
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b3b      	cmp	r3, #59	; 0x3b
 8002668:	d102      	bne.n	8002670 <_WiFi_NofNetworks+0x34>
			amount++;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	3301      	adds	r3, #1
 800266e:	60fb      	str	r3, [r7, #12]
	for (int i = 0;; i++) {
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	3301      	adds	r3, #1
 8002674:	60bb      	str	r3, [r7, #8]
		if (data[i] == 0) {
 8002676:	e7e9      	b.n	800264c <_WiFi_NofNetworks+0x10>
		}
	}
	return amount;
}
 8002678:	4618      	mov	r0, r3
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <_WiFi_RequestConn>:

void _WiFi_RequestConn(void) {
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
	int clearRest = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < MAX_PASSWD_LEN; i++) {
 800268e:	2300      	movs	r3, #0
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	e015      	b.n	80026c0 <_WiFi_RequestConn+0x3c>
			if (!clearRest && WiFiPassword[i] == 0) clearRest = i;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <_WiFi_RequestConn+0x26>
 800269a:	4a2b      	ldr	r2, [pc, #172]	; (8002748 <_WiFi_RequestConn+0xc4>)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	4413      	add	r3, r2
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <_WiFi_RequestConn+0x26>
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	60fb      	str	r3, [r7, #12]
			if (clearRest) WiFiPassword[i] = 0;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d004      	beq.n	80026ba <_WiFi_RequestConn+0x36>
 80026b0:	4a25      	ldr	r2, [pc, #148]	; (8002748 <_WiFi_RequestConn+0xc4>)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	4413      	add	r3, r2
 80026b6:	2200      	movs	r2, #0
 80026b8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_PASSWD_LEN; i++) {
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	3301      	adds	r3, #1
 80026be:	60bb      	str	r3, [r7, #8]
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b27      	cmp	r3, #39	; 0x27
 80026c4:	dde6      	ble.n	8002694 <_WiFi_RequestConn+0x10>
	}

	LCD_ClearScreen();
 80026c6:	f7fe ff51 	bl	800156c <LCD_ClearScreen>
	LCD_DisableCursor();
 80026ca:	f7fe ffa7 	bl	800161c <LCD_DisableCursor>

	LCD_SetCursor(0, 1);
 80026ce:	2101      	movs	r1, #1
 80026d0:	2000      	movs	r0, #0
 80026d2:	f7fe ff5d 	bl	8001590 <LCD_SetCursor>
	LCD_PrintCentered("Connecting");
 80026d6:	481d      	ldr	r0, [pc, #116]	; (800274c <_WiFi_RequestConn+0xc8>)
 80026d8:	f7ff f81c 	bl	8001714 <LCD_PrintCentered>
	LCD_SetCursor(0, 3);
 80026dc:	2103      	movs	r1, #3
 80026de:	2000      	movs	r0, #0
 80026e0:	f7fe ff56 	bl	8001590 <LCD_SetCursor>
	LCD_PrintCentered("please wait xD");
 80026e4:	481a      	ldr	r0, [pc, #104]	; (8002750 <_WiFi_RequestConn+0xcc>)
 80026e6:	f7ff f815 	bl	8001714 <LCD_PrintCentered>

	uint8_t result = NET_ConnectToWiFi((char*)WiFiPassword, _currentOption);
 80026ea:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <_WiFi_RequestConn+0xd0>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	4619      	mov	r1, r3
 80026f0:	4815      	ldr	r0, [pc, #84]	; (8002748 <_WiFi_RequestConn+0xc4>)
 80026f2:	f000 fcfb 	bl	80030ec <NET_ConnectToWiFi>
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
	LCD_ClearScreen();
 80026fa:	f7fe ff37 	bl	800156c <LCD_ClearScreen>

	if (result == 0) {
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10b      	bne.n	800271c <_WiFi_RequestConn+0x98>
		LCD_SetCursor(0,1);
 8002704:	2101      	movs	r1, #1
 8002706:	2000      	movs	r0, #0
 8002708:	f7fe ff42 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("Connected!");
 800270c:	4812      	ldr	r0, [pc, #72]	; (8002758 <_WiFi_RequestConn+0xd4>)
 800270e:	f7ff f801 	bl	8001714 <LCD_PrintCentered>

		HAL_Delay(1000);
 8002712:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002716:	f003 fb73 	bl	8005e00 <HAL_Delay>
 800271a:	e00d      	b.n	8002738 <_WiFi_RequestConn+0xb4>
	} else {
		LCD_SetCursor(0,1);
 800271c:	2101      	movs	r1, #1
 800271e:	2000      	movs	r0, #0
 8002720:	f7fe ff36 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("Couldn't connect");
 8002724:	480d      	ldr	r0, [pc, #52]	; (800275c <_WiFi_RequestConn+0xd8>)
 8002726:	f7fe fff5 	bl	8001714 <LCD_PrintCentered>
		LCD_SetCursor(0,2);
 800272a:	2102      	movs	r1, #2
 800272c:	2000      	movs	r0, #0
 800272e:	f7fe ff2f 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("to chosen network.");
 8002732:	480b      	ldr	r0, [pc, #44]	; (8002760 <_WiFi_RequestConn+0xdc>)
 8002734:	f7fe ffee 	bl	8001714 <LCD_PrintCentered>
	}
	HAL_Delay(1000);
 8002738:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800273c:	f003 fb60 	bl	8005e00 <HAL_Delay>
}
 8002740:	bf00      	nop
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	200006b4 	.word	0x200006b4
 800274c:	0800c2e0 	.word	0x0800c2e0
 8002750:	0800c2ec 	.word	0x0800c2ec
 8002754:	200006ad 	.word	0x200006ad
 8002758:	0800c2fc 	.word	0x0800c2fc
 800275c:	0800c308 	.word	0x0800c308
 8002760:	0800c31c 	.word	0x0800c31c

08002764 <MENU_OptionsWifiList>:

void MENU_OptionsWifiList(void) {
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
	if (State != ST_WiFi) {
 800276a:	4b29      	ldr	r3, [pc, #164]	; (8002810 <MENU_OptionsWifiList+0xac>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d049      	beq.n	8002806 <MENU_OptionsWifiList+0xa2>
		State = ST_WiFi;
 8002772:	4b27      	ldr	r3, [pc, #156]	; (8002810 <MENU_OptionsWifiList+0xac>)
 8002774:	2202      	movs	r2, #2
 8002776:	701a      	strb	r2, [r3, #0]
		LCD_ClearScreen();
 8002778:	f7fe fef8 	bl	800156c <LCD_ClearScreen>
		LCD_DisableBlink();
 800277c:	f7fe ff7a 	bl	8001674 <LCD_DisableBlink>

		LCD_PrintCentered("Select a network");
 8002780:	4824      	ldr	r0, [pc, #144]	; (8002814 <MENU_OptionsWifiList+0xb0>)
 8002782:	f7fe ffc7 	bl	8001714 <LCD_PrintCentered>
		LCD_SetCursor(0, 2);
 8002786:	2102      	movs	r1, #2
 8002788:	2000      	movs	r0, #0
 800278a:	f7fe ff01 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("searching...");
 800278e:	4822      	ldr	r0, [pc, #136]	; (8002818 <MENU_OptionsWifiList+0xb4>)
 8002790:	f7fe ffc0 	bl	8001714 <LCD_PrintCentered>
		LCD_SetCursor(0, 3);
 8002794:	2103      	movs	r1, #3
 8002796:	2000      	movs	r0, #0
 8002798:	f7fe fefa 	bl	8001590 <LCD_SetCursor>
		LCD_PrintCentered("please wait :)");
 800279c:	481f      	ldr	r0, [pc, #124]	; (800281c <MENU_OptionsWifiList+0xb8>)
 800279e:	f7fe ffb9 	bl	8001714 <LCD_PrintCentered>

		_optionsRow = 0;
 80027a2:	4b1f      	ldr	r3, [pc, #124]	; (8002820 <MENU_OptionsWifiList+0xbc>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]

		char* data = NET_RequestNetworkList();
 80027a8:	f000 fb6c 	bl	8002e84 <NET_RequestNetworkList>
 80027ac:	6078      	str	r0, [r7, #4]
		if (data != NULL) {
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d019      	beq.n	80027e8 <MENU_OptionsWifiList+0x84>
			/* liczba rzedow do poruszania sie */
			_networksIn = _WiFi_NofNetworks(data);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff ff41 	bl	800263c <_WiFi_NofNetworks>
 80027ba:	4603      	mov	r3, r0
 80027bc:	461a      	mov	r2, r3
 80027be:	4b19      	ldr	r3, [pc, #100]	; (8002824 <MENU_OptionsWifiList+0xc0>)
 80027c0:	701a      	strb	r2, [r3, #0]
			_currentOption = 1;
 80027c2:	4b19      	ldr	r3, [pc, #100]	; (8002828 <MENU_OptionsWifiList+0xc4>)
 80027c4:	2201      	movs	r2, #1
 80027c6:	701a      	strb	r2, [r3, #0]
			_networksList = data;
 80027c8:	4a18      	ldr	r2, [pc, #96]	; (800282c <MENU_OptionsWifiList+0xc8>)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6013      	str	r3, [r2, #0]

			LCD_PrintNetworks(data, _currentOption);
 80027ce:	4b16      	ldr	r3, [pc, #88]	; (8002828 <MENU_OptionsWifiList+0xc4>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	4619      	mov	r1, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff fa03 	bl	8001be0 <LCD_PrintNetworks>

			/* przygotuj sie na wybor */
			LCD_EnableBlink();
 80027da:	f7fe ff61 	bl	80016a0 <LCD_EnableBlink>
			LCD_SetCursor(0, 0);
 80027de:	2100      	movs	r1, #0
 80027e0:	2000      	movs	r0, #0
 80027e2:	f7fe fed5 	bl	8001590 <LCD_SetCursor>
			LCD_PrintCentered("No networks found!");
			HAL_Delay(1000);
			MENU_Options();
		}
	}
}
 80027e6:	e00e      	b.n	8002806 <MENU_OptionsWifiList+0xa2>
			LCD_ClearScreen();
 80027e8:	f7fe fec0 	bl	800156c <LCD_ClearScreen>
			LCD_SetCursor(0, 1);
 80027ec:	2101      	movs	r1, #1
 80027ee:	2000      	movs	r0, #0
 80027f0:	f7fe fece 	bl	8001590 <LCD_SetCursor>
			LCD_PrintCentered("No networks found!");
 80027f4:	480e      	ldr	r0, [pc, #56]	; (8002830 <MENU_OptionsWifiList+0xcc>)
 80027f6:	f7fe ff8d 	bl	8001714 <LCD_PrintCentered>
			HAL_Delay(1000);
 80027fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027fe:	f003 faff 	bl	8005e00 <HAL_Delay>
			MENU_Options();
 8002802:	f7ff fe9f 	bl	8002544 <MENU_Options>
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000d31 	.word	0x20000d31
 8002814:	0800c330 	.word	0x0800c330
 8002818:	0800c344 	.word	0x0800c344
 800281c:	0800c354 	.word	0x0800c354
 8002820:	200006ac 	.word	0x200006ac
 8002824:	200006dc 	.word	0x200006dc
 8002828:	200006ad 	.word	0x200006ad
 800282c:	200006b0 	.word	0x200006b0
 8002830:	0800c364 	.word	0x0800c364

08002834 <MENU_Clock>:

void MENU_Clock(void) {
 8002834:	b590      	push	{r4, r7, lr}
 8002836:	b089      	sub	sp, #36	; 0x24
 8002838:	af00      	add	r7, sp, #0
	if (State != ST_Clock) {
 800283a:	4b1b      	ldr	r3, [pc, #108]	; (80028a8 <MENU_Clock+0x74>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d006      	beq.n	8002850 <MENU_Clock+0x1c>
		State = ST_Clock;
 8002842:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <MENU_Clock+0x74>)
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]

		LCD_ClearScreen();
 8002848:	f7fe fe90 	bl	800156c <LCD_ClearScreen>
		LCD_DisableBlink();
 800284c:	f7fe ff12 	bl	8001674 <LCD_DisableBlink>
	}

	char date[9], time[9];
	float data[2];

	SD_RefreshDateTime();
 8002850:	f001 f94c 	bl	8003aec <SD_RefreshDateTime>
	SD_GetDateTime(date, time);
 8002854:	f107 0208 	add.w	r2, r7, #8
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f001 f9c2 	bl	8003be8 <SD_GetDateTime>

	LCD_PrintDateTime(date, time);
 8002864:	f107 0208 	add.w	r2, r7, #8
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	4611      	mov	r1, r2
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff f98a 	bl	8001b88 <LCD_PrintDateTime>

	if (THS_ReadData(THS_In, data)) {
 8002874:	463b      	mov	r3, r7
 8002876:	4619      	mov	r1, r3
 8002878:	2000      	movs	r0, #0
 800287a:	f001 fb7b 	bl	8003f74 <THS_ReadData>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d004      	beq.n	800288e <MENU_Clock+0x5a>
		LCD_PrintTempInfo(data, NULL);
 8002884:	463b      	mov	r3, r7
 8002886:	2100      	movs	r1, #0
 8002888:	4618      	mov	r0, r3
 800288a:	f7fe ff6d 	bl	8001768 <LCD_PrintTempInfo>
	}

	LCD_PrintNetworkStatus(Mode, NET_GetConnInfo());
 800288e:	4b07      	ldr	r3, [pc, #28]	; (80028ac <MENU_Clock+0x78>)
 8002890:	781c      	ldrb	r4, [r3, #0]
 8002892:	f000 fcbb 	bl	800320c <NET_GetConnInfo>
 8002896:	4603      	mov	r3, r0
 8002898:	4619      	mov	r1, r3
 800289a:	4620      	mov	r0, r4
 800289c:	f7ff fa58 	bl	8001d50 <LCD_PrintNetworkStatus>
}
 80028a0:	bf00      	nop
 80028a2:	3724      	adds	r7, #36	; 0x24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd90      	pop	{r4, r7, pc}
 80028a8:	20000d31 	.word	0x20000d31
 80028ac:	20000d30 	.word	0x20000d30

080028b0 <MENU_HandleKeys>:

uint8_t MENU_HandleKeys(void) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	IfPressed (UP) {
 80028b4:	2180      	movs	r1, #128	; 0x80
 80028b6:	48b0      	ldr	r0, [pc, #704]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 80028b8:	f003 fd92 	bl	80063e0 <HAL_GPIO_ReadPin>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 808e 	beq.w	80029e0 <MENU_HandleKeys+0x130>
 80028c4:	200a      	movs	r0, #10
 80028c6:	f003 fa9b 	bl	8005e00 <HAL_Delay>
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	48aa      	ldr	r0, [pc, #680]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 80028ce:	f003 fd87 	bl	80063e0 <HAL_GPIO_ReadPin>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 81e5 	beq.w	8002ca4 <MENU_HandleKeys+0x3f4>
 80028da:	bf00      	nop
 80028dc:	2180      	movs	r1, #128	; 0x80
 80028de:	48a6      	ldr	r0, [pc, #664]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 80028e0:	f003 fd7e 	bl	80063e0 <HAL_GPIO_ReadPin>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f8      	bne.n	80028dc <MENU_HandleKeys+0x2c>
		LCD_WakeScreen();
 80028ea:	f7fe fe1b 	bl	8001524 <LCD_WakeScreen>

		if (State == ST_Clock) {
 80028ee:	4ba3      	ldr	r3, [pc, #652]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d102      	bne.n	80028fc <MENU_HandleKeys+0x4c>
			/* Przejdz w ekran opcji */
			MENU_Options();
 80028f6:	f7ff fe25 	bl	8002544 <MENU_Options>
 80028fa:	e06a      	b.n	80029d2 <MENU_HandleKeys+0x122>
		} else if (State == ST_Options) {
 80028fc:	4b9f      	ldr	r3, [pc, #636]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d125      	bne.n	8002950 <MENU_HandleKeys+0xa0>
			if (_optionsRow > 1) {
 8002904:	4b9e      	ldr	r3, [pc, #632]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d90c      	bls.n	8002926 <MENU_HandleKeys+0x76>
				_optionsRow = LCD_CursorUp();
 800290c:	f7ff f87e 	bl	8001a0c <LCD_CursorUp>
 8002910:	4603      	mov	r3, r0
 8002912:	461a      	mov	r2, r3
 8002914:	4b9a      	ldr	r3, [pc, #616]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002916:	701a      	strb	r2, [r3, #0]
				_currentOption--;
 8002918:	4b9a      	ldr	r3, [pc, #616]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	3b01      	subs	r3, #1
 800291e:	b2da      	uxtb	r2, r3
 8002920:	4b98      	ldr	r3, [pc, #608]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	e055      	b.n	80029d2 <MENU_HandleKeys+0x122>
			} else if (_currentOption != 1) {
 8002926:	4b97      	ldr	r3, [pc, #604]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d051      	beq.n	80029d2 <MENU_HandleKeys+0x122>
				LCD_PrintOptionsScreen(_optionsString, --_currentOption);
 800292e:	4b95      	ldr	r3, [pc, #596]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	3b01      	subs	r3, #1
 8002934:	b2da      	uxtb	r2, r3
 8002936:	4b93      	ldr	r3, [pc, #588]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002938:	701a      	strb	r2, [r3, #0]
 800293a:	4b92      	ldr	r3, [pc, #584]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	4619      	mov	r1, r3
 8002940:	4891      	ldr	r0, [pc, #580]	; (8002b88 <MENU_HandleKeys+0x2d8>)
 8002942:	f7ff f9b9 	bl	8001cb8 <LCD_PrintOptionsScreen>
				LCD_SetCursor(0, 1);
 8002946:	2101      	movs	r1, #1
 8002948:	2000      	movs	r0, #0
 800294a:	f7fe fe21 	bl	8001590 <LCD_SetCursor>
 800294e:	e040      	b.n	80029d2 <MENU_HandleKeys+0x122>
			}
		} else if (State == ST_PassInput) {
 8002950:	4b8a      	ldr	r3, [pc, #552]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b03      	cmp	r3, #3
 8002956:	d106      	bne.n	8002966 <MENU_HandleKeys+0xb6>
			/* Dopasuj kolejny znak ASCII */
			_PWD_SaveAndWrite(_PWD_NextChar());
 8002958:	f7ff fa8a 	bl	8001e70 <_PWD_NextChar>
 800295c:	4603      	mov	r3, r0
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff fa9e 	bl	8001ea0 <_PWD_SaveAndWrite>
 8002964:	e035      	b.n	80029d2 <MENU_HandleKeys+0x122>
		} else if (State == ST_SetDateTime) {
 8002966:	4b85      	ldr	r3, [pc, #532]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b04      	cmp	r3, #4
 800296c:	d102      	bne.n	8002974 <MENU_HandleKeys+0xc4>
			/* wstepne ograniczenie inputu */
			_CLK_HandleDateTimeInput();
 800296e:	f7ff fab3 	bl	8001ed8 <_CLK_HandleDateTimeInput>
 8002972:	e02e      	b.n	80029d2 <MENU_HandleKeys+0x122>
		} else if (State == ST_WiFi) {
 8002974:	4b81      	ldr	r3, [pc, #516]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b02      	cmp	r3, #2
 800297a:	d12a      	bne.n	80029d2 <MENU_HandleKeys+0x122>
			if (_optionsRow > 0) {
 800297c:	4b80      	ldr	r3, [pc, #512]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00c      	beq.n	800299e <MENU_HandleKeys+0xee>
				_optionsRow = LCD_CursorUp();
 8002984:	f7ff f842 	bl	8001a0c <LCD_CursorUp>
 8002988:	4603      	mov	r3, r0
 800298a:	461a      	mov	r2, r3
 800298c:	4b7c      	ldr	r3, [pc, #496]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 800298e:	701a      	strb	r2, [r3, #0]
				_currentOption--;
 8002990:	4b7c      	ldr	r3, [pc, #496]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	3b01      	subs	r3, #1
 8002996:	b2da      	uxtb	r2, r3
 8002998:	4b7a      	ldr	r3, [pc, #488]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 800299a:	701a      	strb	r2, [r3, #0]
 800299c:	e019      	b.n	80029d2 <MENU_HandleKeys+0x122>
			} else if (_networksIn > 4 && _currentOption != 1) {
 800299e:	4b7b      	ldr	r3, [pc, #492]	; (8002b8c <MENU_HandleKeys+0x2dc>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d915      	bls.n	80029d2 <MENU_HandleKeys+0x122>
 80029a6:	4b77      	ldr	r3, [pc, #476]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d011      	beq.n	80029d2 <MENU_HandleKeys+0x122>
				LCD_PrintNetworks(_networksList, --_currentOption);
 80029ae:	4b78      	ldr	r3, [pc, #480]	; (8002b90 <MENU_HandleKeys+0x2e0>)
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	4b74      	ldr	r3, [pc, #464]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	b2d9      	uxtb	r1, r3
 80029ba:	4b72      	ldr	r3, [pc, #456]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 80029bc:	7019      	strb	r1, [r3, #0]
 80029be:	4b71      	ldr	r3, [pc, #452]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	4619      	mov	r1, r3
 80029c4:	4610      	mov	r0, r2
 80029c6:	f7ff f90b 	bl	8001be0 <LCD_PrintNetworks>
				LCD_SetCursor(0, 0);
 80029ca:	2100      	movs	r1, #0
 80029cc:	2000      	movs	r0, #0
 80029ce:	f7fe fddf 	bl	8001590 <LCD_SetCursor>
			}
		}

		LED_T(Red);
 80029d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80029d6:	486f      	ldr	r0, [pc, #444]	; (8002b94 <MENU_HandleKeys+0x2e4>)
 80029d8:	f003 fd33 	bl	8006442 <HAL_GPIO_TogglePin>
		return 1;
 80029dc:	2301      	movs	r3, #1
 80029de:	e162      	b.n	8002ca6 <MENU_HandleKeys+0x3f6>

	} Or (DOWN) {
 80029e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029e4:	4864      	ldr	r0, [pc, #400]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 80029e6:	f003 fcfb 	bl	80063e0 <HAL_GPIO_ReadPin>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 8093 	beq.w	8002b18 <MENU_HandleKeys+0x268>
 80029f2:	200a      	movs	r0, #10
 80029f4:	f003 fa04 	bl	8005e00 <HAL_Delay>
 80029f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029fc:	485e      	ldr	r0, [pc, #376]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 80029fe:	f003 fcef 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 814d 	beq.w	8002ca4 <MENU_HandleKeys+0x3f4>
 8002a0a:	bf00      	nop
 8002a0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a10:	4859      	ldr	r0, [pc, #356]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 8002a12:	f003 fce5 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f7      	bne.n	8002a0c <MENU_HandleKeys+0x15c>
		LCD_WakeScreen();
 8002a1c:	f7fe fd82 	bl	8001524 <LCD_WakeScreen>

		if (State == ST_Options) {
 8002a20:	4b56      	ldr	r3, [pc, #344]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d126      	bne.n	8002a76 <MENU_HandleKeys+0x1c6>
			if (_optionsRow < 3) {
 8002a28:	4b55      	ldr	r3, [pc, #340]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d80c      	bhi.n	8002a4a <MENU_HandleKeys+0x19a>
				_optionsRow = LCD_CursorDown();
 8002a30:	f7ff f808 	bl	8001a44 <LCD_CursorDown>
 8002a34:	4603      	mov	r3, r0
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b51      	ldr	r3, [pc, #324]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002a3a:	701a      	strb	r2, [r3, #0]
				_currentOption++;
 8002a3c:	4b51      	ldr	r3, [pc, #324]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	3301      	adds	r3, #1
 8002a42:	b2da      	uxtb	r2, r3
 8002a44:	4b4f      	ldr	r3, [pc, #316]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002a46:	701a      	strb	r2, [r3, #0]
 8002a48:	e05f      	b.n	8002b0a <MENU_HandleKeys+0x25a>
			} else if (_currentOption != NOF_OPTIONS) {
 8002a4a:	4b4e      	ldr	r3, [pc, #312]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b05      	cmp	r3, #5
 8002a50:	d05b      	beq.n	8002b0a <MENU_HandleKeys+0x25a>
				LCD_PrintOptionsScreen(_optionsString, ++_currentOption - 2);
 8002a52:	4b4c      	ldr	r3, [pc, #304]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	3301      	adds	r3, #1
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	4b4a      	ldr	r3, [pc, #296]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002a5c:	701a      	strb	r2, [r3, #0]
 8002a5e:	4b49      	ldr	r3, [pc, #292]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	3b02      	subs	r3, #2
 8002a64:	4619      	mov	r1, r3
 8002a66:	4848      	ldr	r0, [pc, #288]	; (8002b88 <MENU_HandleKeys+0x2d8>)
 8002a68:	f7ff f926 	bl	8001cb8 <LCD_PrintOptionsScreen>
				LCD_SetCursor(0, 3);
 8002a6c:	2103      	movs	r1, #3
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f7fe fd8e 	bl	8001590 <LCD_SetCursor>
 8002a74:	e049      	b.n	8002b0a <MENU_HandleKeys+0x25a>
			}
		} else if (State == ST_PassInput) {
 8002a76:	4b41      	ldr	r3, [pc, #260]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d104      	bne.n	8002a88 <MENU_HandleKeys+0x1d8>
			/* Powrot do trybu zegara */
			_WiFi_RequestConn();
 8002a7e:	f7ff fe01 	bl	8002684 <_WiFi_RequestConn>
			MENU_Clock();
 8002a82:	f7ff fed7 	bl	8002834 <MENU_Clock>
 8002a86:	e040      	b.n	8002b0a <MENU_HandleKeys+0x25a>
		} else if (State == ST_SetDateTime) {
 8002a88:	4b3c      	ldr	r3, [pc, #240]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	2b04      	cmp	r3, #4
 8002a8e:	d104      	bne.n	8002a9a <MENU_HandleKeys+0x1ea>
			_CLK_ParseAndSetDateTime();
 8002a90:	f7ff fc40 	bl	8002314 <_CLK_ParseAndSetDateTime>
			MENU_Clock();
 8002a94:	f7ff fece 	bl	8002834 <MENU_Clock>
 8002a98:	e037      	b.n	8002b0a <MENU_HandleKeys+0x25a>
		} else if (State == ST_WiFi) {
 8002a9a:	4b38      	ldr	r3, [pc, #224]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d133      	bne.n	8002b0a <MENU_HandleKeys+0x25a>
			//TODO DEBUG n TESTING
			if (_optionsRow < 4 && _optionsRow < _networksIn - 1) {
 8002aa2:	4b37      	ldr	r3, [pc, #220]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d814      	bhi.n	8002ad4 <MENU_HandleKeys+0x224>
 8002aaa:	4b35      	ldr	r3, [pc, #212]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	4b36      	ldr	r3, [pc, #216]	; (8002b8c <MENU_HandleKeys+0x2dc>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	da0c      	bge.n	8002ad4 <MENU_HandleKeys+0x224>
				_optionsRow = LCD_CursorDown();
 8002aba:	f7fe ffc3 	bl	8001a44 <LCD_CursorDown>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4b2f      	ldr	r3, [pc, #188]	; (8002b80 <MENU_HandleKeys+0x2d0>)
 8002ac4:	701a      	strb	r2, [r3, #0]
				_currentOption++;
 8002ac6:	4b2f      	ldr	r3, [pc, #188]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	3301      	adds	r3, #1
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	4b2d      	ldr	r3, [pc, #180]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e01a      	b.n	8002b0a <MENU_HandleKeys+0x25a>
			} else if (_networksIn > 4 && _currentOption != 4) {
 8002ad4:	4b2d      	ldr	r3, [pc, #180]	; (8002b8c <MENU_HandleKeys+0x2dc>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d916      	bls.n	8002b0a <MENU_HandleKeys+0x25a>
 8002adc:	4b29      	ldr	r3, [pc, #164]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d012      	beq.n	8002b0a <MENU_HandleKeys+0x25a>
				LCD_PrintNetworks(_networksList, ++_currentOption - 4);
 8002ae4:	4b2a      	ldr	r3, [pc, #168]	; (8002b90 <MENU_HandleKeys+0x2e0>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4b26      	ldr	r3, [pc, #152]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	3301      	adds	r3, #1
 8002aee:	b2d9      	uxtb	r1, r3
 8002af0:	4b24      	ldr	r3, [pc, #144]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002af2:	7019      	strb	r1, [r3, #0]
 8002af4:	4b23      	ldr	r3, [pc, #140]	; (8002b84 <MENU_HandleKeys+0x2d4>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	3b04      	subs	r3, #4
 8002afa:	4619      	mov	r1, r3
 8002afc:	4610      	mov	r0, r2
 8002afe:	f7ff f86f 	bl	8001be0 <LCD_PrintNetworks>
				LCD_SetCursor(0, 3);
 8002b02:	2103      	movs	r1, #3
 8002b04:	2000      	movs	r0, #0
 8002b06:	f7fe fd43 	bl	8001590 <LCD_SetCursor>
			}
		}

		LED_T(Green);
 8002b0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b0e:	4821      	ldr	r0, [pc, #132]	; (8002b94 <MENU_HandleKeys+0x2e4>)
 8002b10:	f003 fc97 	bl	8006442 <HAL_GPIO_TogglePin>
		return 1;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0c6      	b.n	8002ca6 <MENU_HandleKeys+0x3f6>

	} Or (LEFT) {
 8002b18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b1c:	4816      	ldr	r0, [pc, #88]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 8002b1e:	f003 fc5f 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d054      	beq.n	8002bd2 <MENU_HandleKeys+0x322>
 8002b28:	200a      	movs	r0, #10
 8002b2a:	f003 f969 	bl	8005e00 <HAL_Delay>
 8002b2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b32:	4811      	ldr	r0, [pc, #68]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 8002b34:	f003 fc54 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 80b2 	beq.w	8002ca4 <MENU_HandleKeys+0x3f4>
 8002b40:	bf00      	nop
 8002b42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b46:	480c      	ldr	r0, [pc, #48]	; (8002b78 <MENU_HandleKeys+0x2c8>)
 8002b48:	f003 fc4a 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f7      	bne.n	8002b42 <MENU_HandleKeys+0x292>
		LCD_WakeScreen();
 8002b52:	f7fe fce7 	bl	8001524 <LCD_WakeScreen>

		if (State == ST_PassInput) {
 8002b56:	4b09      	ldr	r3, [pc, #36]	; (8002b7c <MENU_HandleKeys+0x2cc>)
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d11e      	bne.n	8002b9c <MENU_HandleKeys+0x2ec>
			/* Poprzedni znak w jednej z dwoch kolumn */
			if (_PWD_index > 0) {
 8002b5e:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <MENU_HandleKeys+0x2e8>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d02e      	beq.n	8002bc4 <MENU_HandleKeys+0x314>
				--_PWD_index;
 8002b66:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <MENU_HandleKeys+0x2e8>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <MENU_HandleKeys+0x2e8>)
 8002b70:	701a      	strb	r2, [r3, #0]
				LCD_CursorLeft();
 8002b72:	f7fe ff83 	bl	8001a7c <LCD_CursorLeft>
 8002b76:	e025      	b.n	8002bc4 <MENU_HandleKeys+0x314>
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	20000d31 	.word	0x20000d31
 8002b80:	200006ac 	.word	0x200006ac
 8002b84:	200006ad 	.word	0x200006ad
 8002b88:	20000000 	.word	0x20000000
 8002b8c:	200006dc 	.word	0x200006dc
 8002b90:	200006b0 	.word	0x200006b0
 8002b94:	40020c00 	.word	0x40020c00
 8002b98:	200006f3 	.word	0x200006f3
			}
		} else if (State == ST_Options) {
 8002b9c:	4b43      	ldr	r3, [pc, #268]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d102      	bne.n	8002baa <MENU_HandleKeys+0x2fa>
			MENU_Clock();
 8002ba4:	f7ff fe46 	bl	8002834 <MENU_Clock>
 8002ba8:	e00c      	b.n	8002bc4 <MENU_HandleKeys+0x314>
		} else if (State == ST_SetDateTime) {
 8002baa:	4b40      	ldr	r3, [pc, #256]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	d102      	bne.n	8002bb8 <MENU_HandleKeys+0x308>
			_CLK_MoveInputLeft();
 8002bb2:	f7ff fb4f 	bl	8002254 <_CLK_MoveInputLeft>
 8002bb6:	e005      	b.n	8002bc4 <MENU_HandleKeys+0x314>
		} else if (State == ST_WiFi) {
 8002bb8:	4b3c      	ldr	r3, [pc, #240]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d101      	bne.n	8002bc4 <MENU_HandleKeys+0x314>
			MENU_Options();
 8002bc0:	f7ff fcc0 	bl	8002544 <MENU_Options>
		}

		LED_T(Blue);
 8002bc4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bc8:	4839      	ldr	r0, [pc, #228]	; (8002cb0 <MENU_HandleKeys+0x400>)
 8002bca:	f003 fc3a 	bl	8006442 <HAL_GPIO_TogglePin>
		return 1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e069      	b.n	8002ca6 <MENU_HandleKeys+0x3f6>

	} Or (RIGHT) {
 8002bd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bd6:	4837      	ldr	r0, [pc, #220]	; (8002cb4 <MENU_HandleKeys+0x404>)
 8002bd8:	f003 fc02 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d060      	beq.n	8002ca4 <MENU_HandleKeys+0x3f4>
 8002be2:	200a      	movs	r0, #10
 8002be4:	f003 f90c 	bl	8005e00 <HAL_Delay>
 8002be8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bec:	4831      	ldr	r0, [pc, #196]	; (8002cb4 <MENU_HandleKeys+0x404>)
 8002bee:	f003 fbf7 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d055      	beq.n	8002ca4 <MENU_HandleKeys+0x3f4>
 8002bf8:	bf00      	nop
 8002bfa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bfe:	482d      	ldr	r0, [pc, #180]	; (8002cb4 <MENU_HandleKeys+0x404>)
 8002c00:	f003 fbee 	bl	80063e0 <HAL_GPIO_ReadPin>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f7      	bne.n	8002bfa <MENU_HandleKeys+0x34a>
		LCD_WakeScreen();
 8002c0a:	f7fe fc8b 	bl	8001524 <LCD_WakeScreen>

		if (State == ST_PassInput) {
 8002c0e:	4b27      	ldr	r3, [pc, #156]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d113      	bne.n	8002c3e <MENU_HandleKeys+0x38e>
			/* Kolejny znak w jednej z dwoch kolumn */
			if (WiFiPassword[_PWD_index] != 0 && _PWD_index < MAX_PASSWD_LEN - 1) {
 8002c16:	4b28      	ldr	r3, [pc, #160]	; (8002cb8 <MENU_HandleKeys+0x408>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b27      	ldr	r3, [pc, #156]	; (8002cbc <MENU_HandleKeys+0x40c>)
 8002c1e:	5c9b      	ldrb	r3, [r3, r2]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d038      	beq.n	8002c96 <MENU_HandleKeys+0x3e6>
 8002c24:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <MENU_HandleKeys+0x408>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	2b26      	cmp	r3, #38	; 0x26
 8002c2a:	d834      	bhi.n	8002c96 <MENU_HandleKeys+0x3e6>
				++_PWD_index;
 8002c2c:	4b22      	ldr	r3, [pc, #136]	; (8002cb8 <MENU_HandleKeys+0x408>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	3301      	adds	r3, #1
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <MENU_HandleKeys+0x408>)
 8002c36:	701a      	strb	r2, [r3, #0]
				LCD_CursorRight();
 8002c38:	f7fe ff4e 	bl	8001ad8 <LCD_CursorRight>
 8002c3c:	e02b      	b.n	8002c96 <MENU_HandleKeys+0x3e6>
			}
		} else if (State == ST_Options) {
 8002c3e:	4b1b      	ldr	r3, [pc, #108]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d11a      	bne.n	8002c7c <MENU_HandleKeys+0x3cc>
			if (_currentOption == 1) {
 8002c46:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <MENU_HandleKeys+0x410>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d102      	bne.n	8002c54 <MENU_HandleKeys+0x3a4>
				/* Polacz z wifi */
				MENU_OptionsWifiList();
 8002c4e:	f7ff fd89 	bl	8002764 <MENU_OptionsWifiList>
 8002c52:	e020      	b.n	8002c96 <MENU_HandleKeys+0x3e6>
			} else if (_currentOption == 2) {
 8002c54:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <MENU_HandleKeys+0x410>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d104      	bne.n	8002c66 <MENU_HandleKeys+0x3b6>
				/* rozlacz wifi */
				NET_WiFiDisconnect();
 8002c5c:	f000 fb32 	bl	80032c4 <NET_WiFiDisconnect>
				MENU_Clock();
 8002c60:	f7ff fde8 	bl	8002834 <MENU_Clock>
 8002c64:	e017      	b.n	8002c96 <MENU_HandleKeys+0x3e6>

			} else if (_currentOption == 3) {
 8002c66:	4b16      	ldr	r3, [pc, #88]	; (8002cc0 <MENU_HandleKeys+0x410>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d013      	beq.n	8002c96 <MENU_HandleKeys+0x3e6>
				/* Przelacz w tryb ap */

			} else if (_currentOption == 4) {
 8002c6e:	4b14      	ldr	r3, [pc, #80]	; (8002cc0 <MENU_HandleKeys+0x410>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d10f      	bne.n	8002c96 <MENU_HandleKeys+0x3e6>
				/* Ustaw date */
				MENU_OptionsSetDateTime();
 8002c76:	f7ff fc8d 	bl	8002594 <MENU_OptionsSetDateTime>
 8002c7a:	e00c      	b.n	8002c96 <MENU_HandleKeys+0x3e6>
			}
		} else if (State == ST_SetDateTime) {
 8002c7c:	4b0b      	ldr	r3, [pc, #44]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d102      	bne.n	8002c8a <MENU_HandleKeys+0x3da>
			_CLK_MoveInputRight();
 8002c84:	f7ff fa86 	bl	8002194 <_CLK_MoveInputRight>
 8002c88:	e005      	b.n	8002c96 <MENU_HandleKeys+0x3e6>
		} else if (State == ST_WiFi) {
 8002c8a:	4b08      	ldr	r3, [pc, #32]	; (8002cac <MENU_HandleKeys+0x3fc>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d101      	bne.n	8002c96 <MENU_HandleKeys+0x3e6>
			MENU_PasswdInput();
 8002c92:	f7ff fc2f 	bl	80024f4 <MENU_PasswdInput>
		}

		LED_T(Orange);
 8002c96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c9a:	4805      	ldr	r0, [pc, #20]	; (8002cb0 <MENU_HandleKeys+0x400>)
 8002c9c:	f003 fbd1 	bl	8006442 <HAL_GPIO_TogglePin>
		return 1;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e000      	b.n	8002ca6 <MENU_HandleKeys+0x3f6>

	} IfEnd;
	return 0;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20000d31 	.word	0x20000d31
 8002cb0:	40020c00 	.word	0x40020c00
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	200006f3 	.word	0x200006f3
 8002cbc:	200006b4 	.word	0x200006b4
 8002cc0:	200006ad 	.word	0x200006ad

08002cc4 <_NET_ResetBuffer>:
char _connID;

uint8_t _uartByte;
uint8_t _requestIndex = 0;

void _NET_ResetBuffer(void) {
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
	for (int i = 0; i < RECEIVE_BUFFER_SIZE; i++) {
 8002cca:	2300      	movs	r3, #0
 8002ccc:	607b      	str	r3, [r7, #4]
 8002cce:	e007      	b.n	8002ce0 <_NET_ResetBuffer+0x1c>
		_receive[i] = 0;
 8002cd0:	4a08      	ldr	r2, [pc, #32]	; (8002cf4 <_NET_ResetBuffer+0x30>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RECEIVE_BUFFER_SIZE; i++) {
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	607b      	str	r3, [r7, #4]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ce6:	dbf3      	blt.n	8002cd0 <_NET_ResetBuffer+0xc>
	}
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	20000708 	.word	0x20000708

08002cf8 <_NET_ResetIP>:

void _NET_ResetIP(void) {
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
	for (int i = 0; i < IP_SIZE; i++) {
 8002cfe:	2300      	movs	r3, #0
 8002d00:	607b      	str	r3, [r7, #4]
 8002d02:	e007      	b.n	8002d14 <_NET_ResetIP+0x1c>
		_currentIP[i] = 0;
 8002d04:	4a08      	ldr	r2, [pc, #32]	; (8002d28 <_NET_ResetIP+0x30>)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < IP_SIZE; i++) {
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3301      	adds	r3, #1
 8002d12:	607b      	str	r3, [r7, #4]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b0e      	cmp	r3, #14
 8002d18:	ddf4      	ble.n	8002d04 <_NET_ResetIP+0xc>
	}
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	200006f8 	.word	0x200006f8

08002d2c <_NET_GetIndexForPattern>:

int _NET_GetIndexForPattern(char pattern[]) {
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
	int find = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
	int patternLen = strlen(pattern);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7fd fa53 	bl	80001e4 <strlen>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	60fb      	str	r3, [r7, #12]

	for (int cursor = 0; cursor < RECEIVE_BUFFER_SIZE; cursor++) {
 8002d42:	2300      	movs	r3, #0
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	e018      	b.n	8002d7a <_NET_GetIndexForPattern+0x4e>
		if (find == patternLen) {
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d101      	bne.n	8002d54 <_NET_GetIndexForPattern+0x28>
			return cursor;
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	e018      	b.n	8002d86 <_NET_GetIndexForPattern+0x5a>
		}

		if (_receive[cursor] == pattern[find]) {
 8002d54:	4a0e      	ldr	r2, [pc, #56]	; (8002d90 <_NET_GetIndexForPattern+0x64>)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4413      	add	r3, r2
 8002d5a:	781a      	ldrb	r2, [r3, #0]
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	440b      	add	r3, r1
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d103      	bne.n	8002d70 <_NET_GetIndexForPattern+0x44>
			find++;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	617b      	str	r3, [r7, #20]
 8002d6e:	e001      	b.n	8002d74 <_NET_GetIndexForPattern+0x48>
		} else {
			find = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	617b      	str	r3, [r7, #20]
	for (int cursor = 0; cursor < RECEIVE_BUFFER_SIZE; cursor++) {
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	3301      	adds	r3, #1
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d80:	dbe2      	blt.n	8002d48 <_NET_GetIndexForPattern+0x1c>
		}
	}
	return -1;
 8002d82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000708 	.word	0x20000708

08002d94 <_NET_SendCommand>:

uint8_t _NET_SendCommand(char command[], uint32_t tTimeout, uint32_t rTimeout) {
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
	_NET_ResetBuffer();
 8002da0:	f7ff ff90 	bl	8002cc4 <_NET_ResetBuffer>
	size_t len = strlen(command);
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f7fd fa1d 	bl	80001e4 <strlen>
 8002daa:	6178      	str	r0, [r7, #20]

	HAL_UART_AbortReceive_IT(&huart3);
 8002dac:	4814      	ldr	r0, [pc, #80]	; (8002e00 <_NET_SendCommand+0x6c>)
 8002dae:	f006 f93d 	bl	800902c <HAL_UART_AbortReceive_IT>

	HAL_UART_Transmit(&huart3, (uint8_t*) command, len, tTimeout);
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	68f9      	ldr	r1, [r7, #12]
 8002dba:	4811      	ldr	r0, [pc, #68]	; (8002e00 <_NET_SendCommand+0x6c>)
 8002dbc:	f005 ffa1 	bl	8008d02 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*) "\r\n", 2, 1);
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	490f      	ldr	r1, [pc, #60]	; (8002e04 <_NET_SendCommand+0x70>)
 8002dc6:	480e      	ldr	r0, [pc, #56]	; (8002e00 <_NET_SendCommand+0x6c>)
 8002dc8:	f005 ff9b 	bl	8008d02 <HAL_UART_Transmit>

	HAL_UART_Receive(&huart3, (uint8_t*) _receive, RECEIVE_BUFFER_SIZE,
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002dd2:	490d      	ldr	r1, [pc, #52]	; (8002e08 <_NET_SendCommand+0x74>)
 8002dd4:	480a      	ldr	r0, [pc, #40]	; (8002e00 <_NET_SendCommand+0x6c>)
 8002dd6:	f006 f82d 	bl	8008e34 <HAL_UART_Receive>
			rTimeout);

	HAL_UART_Receive_IT(&huart3, &_uartByte, 1);
 8002dda:	2201      	movs	r2, #1
 8002ddc:	490b      	ldr	r1, [pc, #44]	; (8002e0c <_NET_SendCommand+0x78>)
 8002dde:	4808      	ldr	r0, [pc, #32]	; (8002e00 <_NET_SendCommand+0x6c>)
 8002de0:	f006 f8ce 	bl	8008f80 <HAL_UART_Receive_IT>

	/* szukaj odpowiedzi 'OK\r\n' */
	if (_NET_GetIndexForPattern(OK_PATTERN) != -1) {
 8002de4:	480a      	ldr	r0, [pc, #40]	; (8002e10 <_NET_SendCommand+0x7c>)
 8002de6:	f7ff ffa1 	bl	8002d2c <_NET_GetIndexForPattern>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d001      	beq.n	8002df6 <_NET_SendCommand+0x62>
		return 0;
 8002df2:	2300      	movs	r3, #0
 8002df4:	e000      	b.n	8002df8 <_NET_SendCommand+0x64>
	}
	/* komunikat niekompletny lub niepoprawny */
	return 1;
 8002df6:	2301      	movs	r3, #1
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000cb0 	.word	0x20000cb0
 8002e04:	0800c378 	.word	0x0800c378
 8002e08:	20000708 	.word	0x20000708
 8002e0c:	200006f4 	.word	0x200006f4
 8002e10:	0800c37c 	.word	0x0800c37c

08002e14 <_NET_SetClientDConnMode>:

void _NET_SetClientDConnMode(void) {
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
	while (_NET_SendCommand(RESET, 1, 50) != 0)
 8002e18:	e002      	b.n	8002e20 <_NET_SetClientDConnMode+0xc>
		HAL_Delay(1);
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	f002 fff0 	bl	8005e00 <HAL_Delay>
	while (_NET_SendCommand(RESET, 1, 50) != 0)
 8002e20:	2232      	movs	r2, #50	; 0x32
 8002e22:	2101      	movs	r1, #1
 8002e24:	480a      	ldr	r0, [pc, #40]	; (8002e50 <_NET_SetClientDConnMode+0x3c>)
 8002e26:	f7ff ffb5 	bl	8002d94 <_NET_SendCommand>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1f4      	bne.n	8002e1a <_NET_SetClientDConnMode+0x6>
	while (_NET_SendCommand(SET_MODE(MIXED), 5, 100) != 0)
 8002e30:	e002      	b.n	8002e38 <_NET_SetClientDConnMode+0x24>
		HAL_Delay(1);
 8002e32:	2001      	movs	r0, #1
 8002e34:	f002 ffe4 	bl	8005e00 <HAL_Delay>
	while (_NET_SendCommand(SET_MODE(MIXED), 5, 100) != 0)
 8002e38:	2264      	movs	r2, #100	; 0x64
 8002e3a:	2105      	movs	r1, #5
 8002e3c:	4805      	ldr	r0, [pc, #20]	; (8002e54 <_NET_SetClientDConnMode+0x40>)
 8002e3e:	f7ff ffa9 	bl	8002d94 <_NET_SendCommand>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1f4      	bne.n	8002e32 <_NET_SetClientDConnMode+0x1e>
	NET_WiFiDisconnect();
 8002e48:	f000 fa3c 	bl	80032c4 <NET_WiFiDisconnect>
}
 8002e4c:	bf00      	nop
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	0800c384 	.word	0x0800c384
 8002e54:	0800c38c 	.word	0x0800c38c

08002e58 <NET_Init>:

void NET_Init(void) {
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
	_NET_SetClientDConnMode();
 8002e5c:	f7ff ffda 	bl	8002e14 <_NET_SetClientDConnMode>

	_connID = 0;
 8002e60:	4b05      	ldr	r3, [pc, #20]	; (8002e78 <NET_Init+0x20>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
	_uartByte = 0;
 8002e66:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <NET_Init+0x24>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	701a      	strb	r2, [r3, #0]
	_requestIndex = 0;
 8002e6c:	4b04      	ldr	r3, [pc, #16]	; (8002e80 <NET_Init+0x28>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	701a      	strb	r2, [r3, #0]
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200006f5 	.word	0x200006f5
 8002e7c:	200006f4 	.word	0x200006f4
 8002e80:	20000254 	.word	0x20000254

08002e84 <NET_RequestNetworkList>:

char* NET_RequestNetworkList(void) {
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
	if (_NET_SendCommand(SHOW_NETWORKS, 1, NETWORK_LIST_TIMEOUT) == 0) {
 8002e8a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002e8e:	2101      	movs	r1, #1
 8002e90:	4894      	ldr	r0, [pc, #592]	; (80030e4 <NET_RequestNetworkList+0x260>)
 8002e92:	f7ff ff7f 	bl	8002d94 <_NET_SendCommand>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f040 811e 	bne.w	80030da <NET_RequestNetworkList+0x256>
		int index = 0;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]
		for (int cursor = 0; cursor < RECEIVE_BUFFER_SIZE; cursor++) {
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60bb      	str	r3, [r7, #8]
 8002ea6:	e0f8      	b.n	800309a <NET_RequestNetworkList+0x216>
			if (_receive[cursor] == '(') {
 8002ea8:	4a8f      	ldr	r2, [pc, #572]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	4413      	add	r3, r2
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2b28      	cmp	r3, #40	; 0x28
 8002eb2:	f040 80e4 	bne.w	800307e <NET_RequestNetworkList+0x1fa>

				_receive[cursor++] = 1;
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	1c5a      	adds	r2, r3, #1
 8002eba:	60ba      	str	r2, [r7, #8]
 8002ebc:	4a8a      	ldr	r2, [pc, #552]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	54d1      	strb	r1, [r2, r3]
				int security = _receive[cursor] - '0';
 8002ec2:	4a89      	ldr	r2, [pc, #548]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	3b30      	subs	r3, #48	; 0x30
 8002ecc:	603b      	str	r3, [r7, #0]

				/* esp8266 nie obluguje wpa2 enterprise*/
				if (security == 5)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	2b05      	cmp	r3, #5
 8002ed2:	f000 80e8 	beq.w	80030a6 <NET_RequestNetworkList+0x222>
					break;

				/* potrzebujemy tylko ssid */
				while (_receive[cursor] != '"') {
 8002ed6:	e005      	b.n	8002ee4 <NET_RequestNetworkList+0x60>
					_receive[cursor++] = 1;
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	60ba      	str	r2, [r7, #8]
 8002ede:	4a82      	ldr	r2, [pc, #520]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	54d1      	strb	r1, [r2, r3]
				while (_receive[cursor] != '"') {
 8002ee4:	4a80      	ldr	r2, [pc, #512]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	4413      	add	r3, r2
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b22      	cmp	r3, #34	; 0x22
 8002eee:	d1f3      	bne.n	8002ed8 <NET_RequestNetworkList+0x54>
				}

				_receive[cursor++] = 1;
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	60ba      	str	r2, [r7, #8]
 8002ef6:	4a7c      	ldr	r2, [pc, #496]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ef8:	2101      	movs	r1, #1
 8002efa:	54d1      	strb	r1, [r2, r3]

				/* przepisz ssid na poczatek buforu */
				while (_receive[cursor] != '"') {
 8002efc:	e00e      	b.n	8002f1c <NET_RequestNetworkList+0x98>
					_receive[index++] = _receive[cursor];
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1c5a      	adds	r2, r3, #1
 8002f02:	60fa      	str	r2, [r7, #12]
 8002f04:	4978      	ldr	r1, [pc, #480]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	440a      	add	r2, r1
 8002f0a:	7811      	ldrb	r1, [r2, #0]
 8002f0c:	4a76      	ldr	r2, [pc, #472]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f0e:	54d1      	strb	r1, [r2, r3]
					_receive[cursor++] = 1;
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	60ba      	str	r2, [r7, #8]
 8002f16:	4a74      	ldr	r2, [pc, #464]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f18:	2101      	movs	r1, #1
 8002f1a:	54d1      	strb	r1, [r2, r3]
				while (_receive[cursor] != '"') {
 8002f1c:	4a72      	ldr	r2, [pc, #456]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	4413      	add	r3, r2
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b22      	cmp	r3, #34	; 0x22
 8002f26:	d1ea      	bne.n	8002efe <NET_RequestNetworkList+0x7a>
				}

				/* ignoruj reszte */
				while (_receive[cursor] != ')') {
 8002f28:	e005      	b.n	8002f36 <NET_RequestNetworkList+0xb2>
					_receive[cursor++] = 1;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	60ba      	str	r2, [r7, #8]
 8002f30:	4a6d      	ldr	r2, [pc, #436]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f32:	2101      	movs	r1, #1
 8002f34:	54d1      	strb	r1, [r2, r3]
				while (_receive[cursor] != ')') {
 8002f36:	4a6c      	ldr	r2, [pc, #432]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b29      	cmp	r3, #41	; 0x29
 8002f40:	d1f3      	bne.n	8002f2a <NET_RequestNetworkList+0xa6>
				}

				_receive[index++] = '-';
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	60fa      	str	r2, [r7, #12]
 8002f48:	4a67      	ldr	r2, [pc, #412]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f4a:	212d      	movs	r1, #45	; 0x2d
 8002f4c:	54d1      	strb	r1, [r2, r3]
				_receive[cursor++] = 1;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	60ba      	str	r2, [r7, #8]
 8002f54:	4a64      	ldr	r2, [pc, #400]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f56:	2101      	movs	r1, #1
 8002f58:	54d1      	strb	r1, [r2, r3]

				/* informacja o zabezpieczeniach */
				if (security == 0) {
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d118      	bne.n	8002f92 <NET_RequestNetworkList+0x10e>
					_receive[index++] = 'O';
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	1c5a      	adds	r2, r3, #1
 8002f64:	60fa      	str	r2, [r7, #12]
 8002f66:	4a60      	ldr	r2, [pc, #384]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f68:	214f      	movs	r1, #79	; 0x4f
 8002f6a:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'P';
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	60fa      	str	r2, [r7, #12]
 8002f72:	4a5d      	ldr	r2, [pc, #372]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f74:	2150      	movs	r1, #80	; 0x50
 8002f76:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'E';
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1c5a      	adds	r2, r3, #1
 8002f7c:	60fa      	str	r2, [r7, #12]
 8002f7e:	4a5a      	ldr	r2, [pc, #360]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f80:	2145      	movs	r1, #69	; 0x45
 8002f82:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'N';
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	60fa      	str	r2, [r7, #12]
 8002f8a:	4a57      	ldr	r2, [pc, #348]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002f8c:	214e      	movs	r1, #78	; 0x4e
 8002f8e:	54d1      	strb	r1, [r2, r3]
 8002f90:	e06e      	b.n	8003070 <NET_RequestNetworkList+0x1ec>
				} else if (security == 1) {
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d118      	bne.n	8002fca <NET_RequestNetworkList+0x146>
					_receive[index++] = 'W';
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	60fa      	str	r2, [r7, #12]
 8002f9e:	4a52      	ldr	r2, [pc, #328]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002fa0:	2157      	movs	r1, #87	; 0x57
 8002fa2:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'E';
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	1c5a      	adds	r2, r3, #1
 8002fa8:	60fa      	str	r2, [r7, #12]
 8002faa:	4a4f      	ldr	r2, [pc, #316]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002fac:	2145      	movs	r1, #69	; 0x45
 8002fae:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'P';
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	1c5a      	adds	r2, r3, #1
 8002fb4:	60fa      	str	r2, [r7, #12]
 8002fb6:	4a4c      	ldr	r2, [pc, #304]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002fb8:	2150      	movs	r1, #80	; 0x50
 8002fba:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = ' ';
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	60fa      	str	r2, [r7, #12]
 8002fc2:	4a49      	ldr	r2, [pc, #292]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002fc4:	2120      	movs	r1, #32
 8002fc6:	54d1      	strb	r1, [r2, r3]
 8002fc8:	e052      	b.n	8003070 <NET_RequestNetworkList+0x1ec>
				} else if (security == 2) {
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d118      	bne.n	8003002 <NET_RequestNetworkList+0x17e>
					_receive[index++] = 'W';
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1c5a      	adds	r2, r3, #1
 8002fd4:	60fa      	str	r2, [r7, #12]
 8002fd6:	4a44      	ldr	r2, [pc, #272]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002fd8:	2157      	movs	r1, #87	; 0x57
 8002fda:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'P';
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	60fa      	str	r2, [r7, #12]
 8002fe2:	4a41      	ldr	r2, [pc, #260]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002fe4:	2150      	movs	r1, #80	; 0x50
 8002fe6:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'A';
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	60fa      	str	r2, [r7, #12]
 8002fee:	4a3e      	ldr	r2, [pc, #248]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ff0:	2141      	movs	r1, #65	; 0x41
 8002ff2:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = ' ';
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	1c5a      	adds	r2, r3, #1
 8002ff8:	60fa      	str	r2, [r7, #12]
 8002ffa:	4a3b      	ldr	r2, [pc, #236]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8002ffc:	2120      	movs	r1, #32
 8002ffe:	54d1      	strb	r1, [r2, r3]
 8003000:	e036      	b.n	8003070 <NET_RequestNetworkList+0x1ec>
				} else if (security == 3) {
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b03      	cmp	r3, #3
 8003006:	d118      	bne.n	800303a <NET_RequestNetworkList+0x1b6>
					_receive[index++] = 'W';
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	60fa      	str	r2, [r7, #12]
 800300e:	4a36      	ldr	r2, [pc, #216]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003010:	2157      	movs	r1, #87	; 0x57
 8003012:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'P';
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1c5a      	adds	r2, r3, #1
 8003018:	60fa      	str	r2, [r7, #12]
 800301a:	4a33      	ldr	r2, [pc, #204]	; (80030e8 <NET_RequestNetworkList+0x264>)
 800301c:	2150      	movs	r1, #80	; 0x50
 800301e:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'A';
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	1c5a      	adds	r2, r3, #1
 8003024:	60fa      	str	r2, [r7, #12]
 8003026:	4a30      	ldr	r2, [pc, #192]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003028:	2141      	movs	r1, #65	; 0x41
 800302a:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = '2';
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1c5a      	adds	r2, r3, #1
 8003030:	60fa      	str	r2, [r7, #12]
 8003032:	4a2d      	ldr	r2, [pc, #180]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003034:	2132      	movs	r1, #50	; 0x32
 8003036:	54d1      	strb	r1, [r2, r3]
 8003038:	e01a      	b.n	8003070 <NET_RequestNetworkList+0x1ec>
				} else if (security == 4) {
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b04      	cmp	r3, #4
 800303e:	d117      	bne.n	8003070 <NET_RequestNetworkList+0x1ec>
					_receive[index++] = 'M';
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	60fa      	str	r2, [r7, #12]
 8003046:	4a28      	ldr	r2, [pc, #160]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003048:	214d      	movs	r1, #77	; 0x4d
 800304a:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'I';
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	60fa      	str	r2, [r7, #12]
 8003052:	4a25      	ldr	r2, [pc, #148]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003054:	2149      	movs	r1, #73	; 0x49
 8003056:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'X';
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	60fa      	str	r2, [r7, #12]
 800305e:	4a22      	ldr	r2, [pc, #136]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003060:	2158      	movs	r1, #88	; 0x58
 8003062:	54d1      	strb	r1, [r2, r3]
					_receive[index++] = 'D';
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1c5a      	adds	r2, r3, #1
 8003068:	60fa      	str	r2, [r7, #12]
 800306a:	4a1f      	ldr	r2, [pc, #124]	; (80030e8 <NET_RequestNetworkList+0x264>)
 800306c:	2144      	movs	r1, #68	; 0x44
 800306e:	54d1      	strb	r1, [r2, r3]
				}
				_receive[index++] = ';';
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	60fa      	str	r2, [r7, #12]
 8003076:	4a1c      	ldr	r2, [pc, #112]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003078:	213b      	movs	r1, #59	; 0x3b
 800307a:	54d1      	strb	r1, [r2, r3]
				continue;
 800307c:	e00a      	b.n	8003094 <NET_RequestNetworkList+0x210>
			} else if (_receive[cursor] == 0) {
 800307e:	4a1a      	ldr	r2, [pc, #104]	; (80030e8 <NET_RequestNetworkList+0x264>)
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	4413      	add	r3, r2
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00f      	beq.n	80030aa <NET_RequestNetworkList+0x226>
				break;
			}
			/* czysc bezuzyteczne znaki */
			_receive[cursor] = 1;
 800308a:	4a17      	ldr	r2, [pc, #92]	; (80030e8 <NET_RequestNetworkList+0x264>)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	4413      	add	r3, r2
 8003090:	2201      	movs	r2, #1
 8003092:	701a      	strb	r2, [r3, #0]
		for (int cursor = 0; cursor < RECEIVE_BUFFER_SIZE; cursor++) {
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	3301      	adds	r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030a0:	f6ff af02 	blt.w	8002ea8 <NET_RequestNetworkList+0x24>
 80030a4:	e002      	b.n	80030ac <NET_RequestNetworkList+0x228>
					break;
 80030a6:	bf00      	nop
 80030a8:	e000      	b.n	80030ac <NET_RequestNetworkList+0x228>
				break;
 80030aa:	bf00      	nop
		}

		/* wyczysc reszte buforu */
		for (int i = RECEIVE_BUFFER_SIZE - 1; i >= index; i--) {
 80030ac:	f240 13f3 	movw	r3, #499	; 0x1f3
 80030b0:	607b      	str	r3, [r7, #4]
 80030b2:	e007      	b.n	80030c4 <NET_RequestNetworkList+0x240>
			_receive[i] = 0;
 80030b4:	4a0c      	ldr	r2, [pc, #48]	; (80030e8 <NET_RequestNetworkList+0x264>)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4413      	add	r3, r2
 80030ba:	2200      	movs	r2, #0
 80030bc:	701a      	strb	r2, [r3, #0]
		for (int i = RECEIVE_BUFFER_SIZE - 1; i >= index; i--) {
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3b01      	subs	r3, #1
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	daf3      	bge.n	80030b4 <NET_RequestNetworkList+0x230>
		}

		/* przekaz wyniki wyzej */
		if (index == 0) {
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <NET_RequestNetworkList+0x252>
			return NULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	e002      	b.n	80030dc <NET_RequestNetworkList+0x258>
		} else {
			return (char*) _receive;
 80030d6:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <NET_RequestNetworkList+0x264>)
 80030d8:	e000      	b.n	80030dc <NET_RequestNetworkList+0x258>
		}
	}
	return NULL;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	0800c398 	.word	0x0800c398
 80030e8:	20000708 	.word	0x20000708

080030ec <NET_ConnectToWiFi>:

uint8_t NET_ConnectToWiFi(char *password, int network) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b0a0      	sub	sp, #128	; 0x80
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
	int ssidIndex = 0;
 80030f6:	2300      	movs	r3, #0
 80030f8:	67fb      	str	r3, [r7, #124]	; 0x7c
	int cmdIndex = 0;
 80030fa:	2300      	movs	r3, #0
 80030fc:	67bb      	str	r3, [r7, #120]	; 0x78
	char cmd[100] = { 0 };
 80030fe:	f107 030c 	add.w	r3, r7, #12
 8003102:	2264      	movs	r2, #100	; 0x64
 8003104:	2100      	movs	r1, #0
 8003106:	4618      	mov	r0, r3
 8003108:	f006 fe30 	bl	8009d6c <memset>

	/* ustaw indeks na wlasciwym ssid */
	for (int i = 0; i < network - 1; i++) {
 800310c:	2300      	movs	r3, #0
 800310e:	677b      	str	r3, [r7, #116]	; 0x74
 8003110:	e00a      	b.n	8003128 <NET_ConnectToWiFi+0x3c>
		while (_receive[ssidIndex++] != ';')
 8003112:	bf00      	nop
 8003114:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003116:	1c5a      	adds	r2, r3, #1
 8003118:	67fa      	str	r2, [r7, #124]	; 0x7c
 800311a:	4a37      	ldr	r2, [pc, #220]	; (80031f8 <NET_ConnectToWiFi+0x10c>)
 800311c:	5cd3      	ldrb	r3, [r2, r3]
 800311e:	2b3b      	cmp	r3, #59	; 0x3b
 8003120:	d1f8      	bne.n	8003114 <NET_ConnectToWiFi+0x28>
	for (int i = 0; i < network - 1; i++) {
 8003122:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003124:	3301      	adds	r3, #1
 8003126:	677b      	str	r3, [r7, #116]	; 0x74
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	3b01      	subs	r3, #1
 800312c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800312e:	429a      	cmp	r2, r3
 8003130:	dbef      	blt.n	8003112 <NET_ConnectToWiFi+0x26>
			;
	}

	strcpy(cmd, CONN_TO_NETWORK);
 8003132:	f107 030c 	add.w	r3, r7, #12
 8003136:	4a31      	ldr	r2, [pc, #196]	; (80031fc <NET_ConnectToWiFi+0x110>)
 8003138:	ca07      	ldmia	r2, {r0, r1, r2}
 800313a:	c303      	stmia	r3!, {r0, r1}
 800313c:	801a      	strh	r2, [r3, #0]
 800313e:	3302      	adds	r3, #2
 8003140:	0c12      	lsrs	r2, r2, #16
 8003142:	701a      	strb	r2, [r3, #0]
	cmdIndex += strlen(CONN_TO_NETWORK);
 8003144:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003146:	330a      	adds	r3, #10
 8003148:	67bb      	str	r3, [r7, #120]	; 0x78

	for (int i = 0;; i++) {
 800314a:	2300      	movs	r3, #0
 800314c:	673b      	str	r3, [r7, #112]	; 0x70
		if (_receive[ssidIndex] == '-') {
 800314e:	4a2a      	ldr	r2, [pc, #168]	; (80031f8 <NET_ConnectToWiFi+0x10c>)
 8003150:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003152:	4413      	add	r3, r2
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b2d      	cmp	r3, #45	; 0x2d
 8003158:	d010      	beq.n	800317c <NET_ConnectToWiFi+0x90>
			break;
		} else {
			cmd[cmdIndex++] = _receive[ssidIndex++];
 800315a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800315c:	1c53      	adds	r3, r2, #1
 800315e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003160:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003162:	1c59      	adds	r1, r3, #1
 8003164:	67b9      	str	r1, [r7, #120]	; 0x78
 8003166:	4924      	ldr	r1, [pc, #144]	; (80031f8 <NET_ConnectToWiFi+0x10c>)
 8003168:	5c8a      	ldrb	r2, [r1, r2]
 800316a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800316e:	440b      	add	r3, r1
 8003170:	f803 2c74 	strb.w	r2, [r3, #-116]
	for (int i = 0;; i++) {
 8003174:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003176:	3301      	adds	r3, #1
 8003178:	673b      	str	r3, [r7, #112]	; 0x70
		if (_receive[ssidIndex] == '-') {
 800317a:	e7e8      	b.n	800314e <NET_ConnectToWiFi+0x62>
			break;
 800317c:	bf00      	nop
		}
	}

	strcat(cmd, "\",\"");
 800317e:	f107 030c 	add.w	r3, r7, #12
 8003182:	4618      	mov	r0, r3
 8003184:	f7fd f82e 	bl	80001e4 <strlen>
 8003188:	4603      	mov	r3, r0
 800318a:	461a      	mov	r2, r3
 800318c:	f107 030c 	add.w	r3, r7, #12
 8003190:	4413      	add	r3, r2
 8003192:	4a1b      	ldr	r2, [pc, #108]	; (8003200 <NET_ConnectToWiFi+0x114>)
 8003194:	6810      	ldr	r0, [r2, #0]
 8003196:	6018      	str	r0, [r3, #0]
	strcat(cmd, password);
 8003198:	f107 030c 	add.w	r3, r7, #12
 800319c:	6879      	ldr	r1, [r7, #4]
 800319e:	4618      	mov	r0, r3
 80031a0:	f007 fa68 	bl	800a674 <strcat>
	strcat(cmd, "\"");
 80031a4:	f107 030c 	add.w	r3, r7, #12
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd f81b 	bl	80001e4 <strlen>
 80031ae:	4603      	mov	r3, r0
 80031b0:	461a      	mov	r2, r3
 80031b2:	f107 030c 	add.w	r3, r7, #12
 80031b6:	4413      	add	r3, r2
 80031b8:	4912      	ldr	r1, [pc, #72]	; (8003204 <NET_ConnectToWiFi+0x118>)
 80031ba:	461a      	mov	r2, r3
 80031bc:	460b      	mov	r3, r1
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	8013      	strh	r3, [r2, #0]

	if (_NET_SendCommand(cmd, 10, NETWORK_LIST_TIMEOUT) == 0) {
 80031c2:	f107 030c 	add.w	r3, r7, #12
 80031c6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80031ca:	210a      	movs	r1, #10
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff fde1 	bl	8002d94 <_NET_SendCommand>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <NET_ConnectToWiFi+0xfa>
		Mode = MD_ClientConn;
 80031d8:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <NET_ConnectToWiFi+0x11c>)
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
		NET_HTTPSetup();
 80031de:	f000 f889 	bl	80032f4 <NET_HTTPSetup>

		return 0;
 80031e2:	2300      	movs	r3, #0
 80031e4:	e003      	b.n	80031ee <NET_ConnectToWiFi+0x102>
	}
	Mode = MD_LostHost;
 80031e6:	4b08      	ldr	r3, [pc, #32]	; (8003208 <NET_ConnectToWiFi+0x11c>)
 80031e8:	2203      	movs	r2, #3
 80031ea:	701a      	strb	r2, [r3, #0]
	return 1;
 80031ec:	2301      	movs	r3, #1
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3780      	adds	r7, #128	; 0x80
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20000708 	.word	0x20000708
 80031fc:	0800c3a4 	.word	0x0800c3a4
 8003200:	0800c3b0 	.word	0x0800c3b0
 8003204:	0800c3b4 	.word	0x0800c3b4
 8003208:	20000d30 	.word	0x20000d30

0800320c <NET_GetConnInfo>:

char* NET_GetConnInfo(void) {
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
	if ((Mode == MD_ClientConn || Mode == MD_LostHost)
 8003212:	4b26      	ldr	r3, [pc, #152]	; (80032ac <NET_GetConnInfo+0xa0>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <NET_GetConnInfo+0x16>
 800321a:	4b24      	ldr	r3, [pc, #144]	; (80032ac <NET_GetConnInfo+0xa0>)
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b03      	cmp	r3, #3
 8003220:	d13e      	bne.n	80032a0 <NET_GetConnInfo+0x94>
			&& _NET_SendCommand(SHOW_IP, 5, 100) == 0) {
 8003222:	2264      	movs	r2, #100	; 0x64
 8003224:	2105      	movs	r1, #5
 8003226:	4822      	ldr	r0, [pc, #136]	; (80032b0 <NET_GetConnInfo+0xa4>)
 8003228:	f7ff fdb4 	bl	8002d94 <_NET_SendCommand>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d136      	bne.n	80032a0 <NET_GetConnInfo+0x94>
		int cursor = _NET_GetIndexForPattern(CLIENT_IP_PATTERN);
 8003232:	4820      	ldr	r0, [pc, #128]	; (80032b4 <NET_GetConnInfo+0xa8>)
 8003234:	f7ff fd7a 	bl	8002d2c <_NET_GetIndexForPattern>
 8003238:	6078      	str	r0, [r7, #4]
		int index = 0;
 800323a:	2300      	movs	r3, #0
 800323c:	603b      	str	r3, [r7, #0]

		_NET_ResetIP();
 800323e:	f7ff fd5b 	bl	8002cf8 <_NET_ResetIP>
		/* bierzemy tylko ip */
		while (_receive[cursor] != '"') {
 8003242:	e012      	b.n	800326a <NET_GetConnInfo+0x5e>
			_currentIP[index++] = _receive[cursor++];
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	1c53      	adds	r3, r2, #1
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	1c59      	adds	r1, r3, #1
 800324e:	6039      	str	r1, [r7, #0]
 8003250:	4919      	ldr	r1, [pc, #100]	; (80032b8 <NET_GetConnInfo+0xac>)
 8003252:	5c89      	ldrb	r1, [r1, r2]
 8003254:	4a19      	ldr	r2, [pc, #100]	; (80032bc <NET_GetConnInfo+0xb0>)
 8003256:	54d1      	strb	r1, [r2, r3]

			if (index - 1 > 15) {
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	3b01      	subs	r3, #1
 800325c:	2b0f      	cmp	r3, #15
 800325e:	dd04      	ble.n	800326a <NET_GetConnInfo+0x5e>
				Mode = MD_LostHost;
 8003260:	4b12      	ldr	r3, [pc, #72]	; (80032ac <NET_GetConnInfo+0xa0>)
 8003262:	2203      	movs	r2, #3
 8003264:	701a      	strb	r2, [r3, #0]
				return NULL; /* to nie jest adres ip */
 8003266:	2300      	movs	r3, #0
 8003268:	e01b      	b.n	80032a2 <NET_GetConnInfo+0x96>
		while (_receive[cursor] != '"') {
 800326a:	4a13      	ldr	r2, [pc, #76]	; (80032b8 <NET_GetConnInfo+0xac>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4413      	add	r3, r2
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	2b22      	cmp	r3, #34	; 0x22
 8003274:	d1e6      	bne.n	8003244 <NET_GetConnInfo+0x38>
			}
		}

		if (strcmp("0.0.0.0", _receive) == 0) {
 8003276:	4910      	ldr	r1, [pc, #64]	; (80032b8 <NET_GetConnInfo+0xac>)
 8003278:	4811      	ldr	r0, [pc, #68]	; (80032c0 <NET_GetConnInfo+0xb4>)
 800327a:	f7fc ffa9 	bl	80001d0 <strcmp>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d104      	bne.n	800328e <NET_GetConnInfo+0x82>
			Mode = MD_LostHost;
 8003284:	4b09      	ldr	r3, [pc, #36]	; (80032ac <NET_GetConnInfo+0xa0>)
 8003286:	2203      	movs	r2, #3
 8003288:	701a      	strb	r2, [r3, #0]
			return NULL;
 800328a:	2300      	movs	r3, #0
 800328c:	e009      	b.n	80032a2 <NET_GetConnInfo+0x96>
		}
		/* jesli uda sie nawiazac polaczenie pozniej, ustaw serwer */
		if (Mode == MD_LostHost) {
 800328e:	4b07      	ldr	r3, [pc, #28]	; (80032ac <NET_GetConnInfo+0xa0>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	2b03      	cmp	r3, #3
 8003294:	d104      	bne.n	80032a0 <NET_GetConnInfo+0x94>
			NET_HTTPSetup();
 8003296:	f000 f82d 	bl	80032f4 <NET_HTTPSetup>
			Mode = MD_ClientConn;
 800329a:	4b04      	ldr	r3, [pc, #16]	; (80032ac <NET_GetConnInfo+0xa0>)
 800329c:	2200      	movs	r2, #0
 800329e:	701a      	strb	r2, [r3, #0]
		}
	}

	return (char*) _currentIP;
 80032a0:	4b06      	ldr	r3, [pc, #24]	; (80032bc <NET_GetConnInfo+0xb0>)
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	20000d30 	.word	0x20000d30
 80032b0:	0800c3b8 	.word	0x0800c3b8
 80032b4:	0800c3c4 	.word	0x0800c3c4
 80032b8:	20000708 	.word	0x20000708
 80032bc:	200006f8 	.word	0x200006f8
 80032c0:	0800c3cc 	.word	0x0800c3cc

080032c4 <NET_WiFiDisconnect>:

uint8_t NET_WiFiDisconnect(void) {
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
	while (_NET_SendCommand(DISCONNECT, 5, 100) != 0)
 80032c8:	e002      	b.n	80032d0 <NET_WiFiDisconnect+0xc>
		HAL_Delay(1);
 80032ca:	2001      	movs	r0, #1
 80032cc:	f002 fd98 	bl	8005e00 <HAL_Delay>
	while (_NET_SendCommand(DISCONNECT, 5, 100) != 0)
 80032d0:	2264      	movs	r2, #100	; 0x64
 80032d2:	2105      	movs	r1, #5
 80032d4:	4805      	ldr	r0, [pc, #20]	; (80032ec <NET_WiFiDisconnect+0x28>)
 80032d6:	f7ff fd5d 	bl	8002d94 <_NET_SendCommand>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f4      	bne.n	80032ca <NET_WiFiDisconnect+0x6>
	Mode = MD_ClientDConn;
 80032e0:	4b03      	ldr	r3, [pc, #12]	; (80032f0 <NET_WiFiDisconnect+0x2c>)
 80032e2:	2201      	movs	r2, #1
 80032e4:	701a      	strb	r2, [r3, #0]
	return 0;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	0800c3d4 	.word	0x0800c3d4
 80032f0:	20000d30 	.word	0x20000d30

080032f4 <NET_HTTPSetup>:

uint8_t NET_HTTPSetup(void) {
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
	while (_NET_SendCommand(SET_MUX("1"), 5, 100) != 0)
 80032f8:	e002      	b.n	8003300 <NET_HTTPSetup+0xc>
		HAL_Delay(1);
 80032fa:	2001      	movs	r0, #1
 80032fc:	f002 fd80 	bl	8005e00 <HAL_Delay>
	while (_NET_SendCommand(SET_MUX("1"), 5, 100) != 0)
 8003300:	2264      	movs	r2, #100	; 0x64
 8003302:	2105      	movs	r1, #5
 8003304:	480c      	ldr	r0, [pc, #48]	; (8003338 <NET_HTTPSetup+0x44>)
 8003306:	f7ff fd45 	bl	8002d94 <_NET_SendCommand>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f4      	bne.n	80032fa <NET_HTTPSetup+0x6>
	while (_NET_SendCommand(SETUP_SERVER("1", "80"), 5, 100) != 0)
 8003310:	e002      	b.n	8003318 <NET_HTTPSetup+0x24>
		HAL_Delay(1);
 8003312:	2001      	movs	r0, #1
 8003314:	f002 fd74 	bl	8005e00 <HAL_Delay>
	while (_NET_SendCommand(SETUP_SERVER("1", "80"), 5, 100) != 0)
 8003318:	2264      	movs	r2, #100	; 0x64
 800331a:	2105      	movs	r1, #5
 800331c:	4807      	ldr	r0, [pc, #28]	; (800333c <NET_HTTPSetup+0x48>)
 800331e:	f7ff fd39 	bl	8002d94 <_NET_SendCommand>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f4      	bne.n	8003312 <NET_HTTPSetup+0x1e>

	HAL_UART_Receive_IT(&huart3, &_uartByte, 1);
 8003328:	2201      	movs	r2, #1
 800332a:	4905      	ldr	r1, [pc, #20]	; (8003340 <NET_HTTPSetup+0x4c>)
 800332c:	4805      	ldr	r0, [pc, #20]	; (8003344 <NET_HTTPSetup+0x50>)
 800332e:	f005 fe27 	bl	8008f80 <HAL_UART_Receive_IT>
	/* gniazdo tcp juz nasluchuje na porcie 80 */
	return 0;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	bd80      	pop	{r7, pc}
 8003338:	0800c3e0 	.word	0x0800c3e0
 800333c:	0800c3ec 	.word	0x0800c3ec
 8003340:	200006f4 	.word	0x200006f4
 8003344:	20000cb0 	.word	0x20000cb0

08003348 <NET_SendDataAndCloseConn>:

void NET_SendDataAndCloseConn(char connID, char *data) {
 8003348:	b590      	push	{r4, r7, lr}
 800334a:	b09d      	sub	sp, #116	; 0x74
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	6039      	str	r1, [r7, #0]
 8003352:	71fb      	strb	r3, [r7, #7]
	char cmd[100] = { 0 };
 8003354:	f107 0308 	add.w	r3, r7, #8
 8003358:	2264      	movs	r2, #100	; 0x64
 800335a:	2100      	movs	r1, #0
 800335c:	4618      	mov	r0, r3
 800335e:	f006 fd05 	bl	8009d6c <memset>

	sprintf(cmd, SEND_DATA_TO_CONN("%c", "%d"), connID, strlen(data));
 8003362:	79fc      	ldrb	r4, [r7, #7]
 8003364:	6838      	ldr	r0, [r7, #0]
 8003366:	f7fc ff3d 	bl	80001e4 <strlen>
 800336a:	4603      	mov	r3, r0
 800336c:	f107 0008 	add.w	r0, r7, #8
 8003370:	4622      	mov	r2, r4
 8003372:	491f      	ldr	r1, [pc, #124]	; (80033f0 <NET_SendDataAndCloseConn+0xa8>)
 8003374:	f007 f95e 	bl	800a634 <siprintf>
	_NET_SendCommand(cmd, 5, 100);
 8003378:	f107 0308 	add.w	r3, r7, #8
 800337c:	2264      	movs	r2, #100	; 0x64
 800337e:	2105      	movs	r1, #5
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fd07 	bl	8002d94 <_NET_SendCommand>

	HAL_Delay(10);
 8003386:	200a      	movs	r0, #10
 8003388:	f002 fd3a 	bl	8005e00 <HAL_Delay>

	HAL_UART_Transmit(&huart3, (uint8_t*) data, strlen(data), 5000);
 800338c:	6838      	ldr	r0, [r7, #0]
 800338e:	f7fc ff29 	bl	80001e4 <strlen>
 8003392:	4603      	mov	r3, r0
 8003394:	b29a      	uxth	r2, r3
 8003396:	f241 3388 	movw	r3, #5000	; 0x1388
 800339a:	6839      	ldr	r1, [r7, #0]
 800339c:	4815      	ldr	r0, [pc, #84]	; (80033f4 <NET_SendDataAndCloseConn+0xac>)
 800339e:	f005 fcb0 	bl	8008d02 <HAL_UART_Transmit>

	for (int i = 0; i < 100; i++)
 80033a2:	2300      	movs	r3, #0
 80033a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033a6:	e008      	b.n	80033ba <NET_SendDataAndCloseConn+0x72>
		cmd[i] = 0;
 80033a8:	f107 0208 	add.w	r2, r7, #8
 80033ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033ae:	4413      	add	r3, r2
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 100; i++)
 80033b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033b6:	3301      	adds	r3, #1
 80033b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033bc:	2b63      	cmp	r3, #99	; 0x63
 80033be:	ddf3      	ble.n	80033a8 <NET_SendDataAndCloseConn+0x60>

	HAL_Delay(50);
 80033c0:	2032      	movs	r0, #50	; 0x32
 80033c2:	f002 fd1d 	bl	8005e00 <HAL_Delay>

	sprintf(cmd, CLOSE_CONN("%c"), _connID);
 80033c6:	4b0c      	ldr	r3, [pc, #48]	; (80033f8 <NET_SendDataAndCloseConn+0xb0>)
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	461a      	mov	r2, r3
 80033cc:	f107 0308 	add.w	r3, r7, #8
 80033d0:	490a      	ldr	r1, [pc, #40]	; (80033fc <NET_SendDataAndCloseConn+0xb4>)
 80033d2:	4618      	mov	r0, r3
 80033d4:	f007 f92e 	bl	800a634 <siprintf>
	_NET_SendCommand(cmd, 5, 100);
 80033d8:	f107 0308 	add.w	r3, r7, #8
 80033dc:	2264      	movs	r2, #100	; 0x64
 80033de:	2105      	movs	r1, #5
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff fcd7 	bl	8002d94 <_NET_SendCommand>
}
 80033e6:	bf00      	nop
 80033e8:	3774      	adds	r7, #116	; 0x74
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd90      	pop	{r4, r7, pc}
 80033ee:	bf00      	nop
 80033f0:	0800c400 	.word	0x0800c400
 80033f4:	20000cb0 	.word	0x20000cb0
 80033f8:	200006f5 	.word	0x200006f5
 80033fc:	0800c414 	.word	0x0800c414

08003400 <NET_HandleUART_IT>:

void NET_HandleUART_IT(void) {
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
	if (_uartByte == REQUEST_RECIEVED_PATTERN[_requestIndex++]) {
 8003406:	4b36      	ldr	r3, [pc, #216]	; (80034e0 <NET_HandleUART_IT+0xe0>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	b2d1      	uxtb	r1, r2
 800340e:	4a34      	ldr	r2, [pc, #208]	; (80034e0 <NET_HandleUART_IT+0xe0>)
 8003410:	7011      	strb	r1, [r2, #0]
 8003412:	461a      	mov	r2, r3
 8003414:	4b33      	ldr	r3, [pc, #204]	; (80034e4 <NET_HandleUART_IT+0xe4>)
 8003416:	5c9a      	ldrb	r2, [r3, r2]
 8003418:	4b33      	ldr	r3, [pc, #204]	; (80034e8 <NET_HandleUART_IT+0xe8>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	429a      	cmp	r2, r3
 800341e:	d152      	bne.n	80034c6 <NET_HandleUART_IT+0xc6>
		if (_requestIndex == strlen(REQUEST_RECIEVED_PATTERN)) {
 8003420:	4b2f      	ldr	r3, [pc, #188]	; (80034e0 <NET_HandleUART_IT+0xe0>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b05      	cmp	r3, #5
 8003426:	d151      	bne.n	80034cc <NET_HandleUART_IT+0xcc>
			/* odczyt id polaczenia */
			HAL_UART_Receive(&huart3, (uint8_t*) &_connID, 1,
 8003428:	231e      	movs	r3, #30
 800342a:	2201      	movs	r2, #1
 800342c:	492f      	ldr	r1, [pc, #188]	; (80034ec <NET_HandleUART_IT+0xec>)
 800342e:	4830      	ldr	r0, [pc, #192]	; (80034f0 <NET_HandleUART_IT+0xf0>)
 8003430:	f005 fd00 	bl	8008e34 <HAL_UART_Receive>
			BYTE_RECEIVE_TIMEOUT);
			/* odczyt ilosci danych do odebrania */
			char lenString[5] = { 0 }, tempChar = 0;
 8003434:	1d3b      	adds	r3, r7, #4
 8003436:	2200      	movs	r2, #0
 8003438:	601a      	str	r2, [r3, #0]
 800343a:	711a      	strb	r2, [r3, #4]
 800343c:	2300      	movs	r3, #0
 800343e:	70fb      	strb	r3, [r7, #3]
			int lenIndex = 0;
 8003440:	2300      	movs	r3, #0
 8003442:	617b      	str	r3, [r7, #20]

			while (tempChar != ':') {
 8003444:	e012      	b.n	800346c <NET_HandleUART_IT+0x6c>
				HAL_UART_Receive(&huart3, (uint8_t*) &tempChar, 1,
 8003446:	1cf9      	adds	r1, r7, #3
 8003448:	231e      	movs	r3, #30
 800344a:	2201      	movs	r2, #1
 800344c:	4828      	ldr	r0, [pc, #160]	; (80034f0 <NET_HandleUART_IT+0xf0>)
 800344e:	f005 fcf1 	bl	8008e34 <HAL_UART_Receive>
				BYTE_RECEIVE_TIMEOUT);
				/* jebaniutki nie chce w nulla */
				if (tempChar == ',')
 8003452:	78fb      	ldrb	r3, [r7, #3]
 8003454:	2b2c      	cmp	r3, #44	; 0x2c
 8003456:	d100      	bne.n	800345a <NET_HandleUART_IT+0x5a>
					continue;
 8003458:	e008      	b.n	800346c <NET_HandleUART_IT+0x6c>

				lenString[lenIndex++] = tempChar;
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	617a      	str	r2, [r7, #20]
 8003460:	78fa      	ldrb	r2, [r7, #3]
 8003462:	f107 0118 	add.w	r1, r7, #24
 8003466:	440b      	add	r3, r1
 8003468:	f803 2c14 	strb.w	r2, [r3, #-20]
			while (tempChar != ':') {
 800346c:	78fb      	ldrb	r3, [r7, #3]
 800346e:	2b3a      	cmp	r3, #58	; 0x3a
 8003470:	d1e9      	bne.n	8003446 <NET_HandleUART_IT+0x46>
			}
			/* bez dwukropka */
			lenString[--lenIndex] = 0;
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	3b01      	subs	r3, #1
 8003476:	617b      	str	r3, [r7, #20]
 8003478:	1d3a      	adds	r2, r7, #4
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	4413      	add	r3, r2
 800347e:	2200      	movs	r2, #0
 8003480:	701a      	strb	r2, [r3, #0]

			uint16_t requestLen = atoi(lenString);
 8003482:	1d3b      	adds	r3, r7, #4
 8003484:	4618      	mov	r0, r3
 8003486:	f006 fc43 	bl	8009d10 <atoi>
 800348a:	4603      	mov	r3, r0
 800348c:	827b      	strh	r3, [r7, #18]
			requestLen = (requestLen > RECEIVE_BUFFER_SIZE) ?
 800348e:	8a7b      	ldrh	r3, [r7, #18]
 8003490:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003494:	bf28      	it	cs
 8003496:	f44f 73fa 	movcs.w	r3, #500	; 0x1f4
 800349a:	827b      	strh	r3, [r7, #18]
			RECEIVE_BUFFER_SIZE : requestLen;
			/* odbierz zadanie */
			HAL_UART_Receive(&huart3, (uint8_t*) _receive, requestLen,
 800349c:	8a7a      	ldrh	r2, [r7, #18]
 800349e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80034a2:	4914      	ldr	r1, [pc, #80]	; (80034f4 <NET_HandleUART_IT+0xf4>)
 80034a4:	4812      	ldr	r0, [pc, #72]	; (80034f0 <NET_HandleUART_IT+0xf0>)
 80034a6:	f005 fcc5 	bl	8008e34 <HAL_UART_Receive>
			REQUEST_RECEIVE_TIMEOUT);

			char* response = HTTP_HandleRequest((char*) _receive);
 80034aa:	4812      	ldr	r0, [pc, #72]	; (80034f4 <NET_HandleUART_IT+0xf4>)
 80034ac:	f7fd fe98 	bl	80011e0 <HTTP_HandleRequest>
 80034b0:	60f8      	str	r0, [r7, #12]
			if (response != NULL) {
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d009      	beq.n	80034cc <NET_HandleUART_IT+0xcc>
				NET_SendDataAndCloseConn(_connID, response);
 80034b8:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <NET_HandleUART_IT+0xec>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	68f9      	ldr	r1, [r7, #12]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff ff42 	bl	8003348 <NET_SendDataAndCloseConn>
 80034c4:	e002      	b.n	80034cc <NET_HandleUART_IT+0xcc>
			}
		}
	} else {
		/* nieistotne dane */
		_requestIndex = 0;
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <NET_HandleUART_IT+0xe0>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&huart3, &_uartByte, 1);
 80034cc:	2201      	movs	r2, #1
 80034ce:	4906      	ldr	r1, [pc, #24]	; (80034e8 <NET_HandleUART_IT+0xe8>)
 80034d0:	4807      	ldr	r0, [pc, #28]	; (80034f0 <NET_HandleUART_IT+0xf0>)
 80034d2:	f005 fd55 	bl	8008f80 <HAL_UART_Receive_IT>
}
 80034d6:	bf00      	nop
 80034d8:	3718      	adds	r7, #24
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	20000254 	.word	0x20000254
 80034e4:	0800c424 	.word	0x0800c424
 80034e8:	200006f4 	.word	0x200006f4
 80034ec:	200006f5 	.word	0x200006f5
 80034f0:	20000cb0 	.word	0x20000cb0
 80034f4:	20000708 	.word	0x20000708

080034f8 <RGB_Init>:
uint32_t _CCR3; /* BLUE */

uint16_t _state;
RGB_Mode _mode;

void RGB_Init(void) {
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
	_CCR1 = 0;
 80034fc:	4b09      	ldr	r3, [pc, #36]	; (8003524 <RGB_Init+0x2c>)
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8003502:	4b09      	ldr	r3, [pc, #36]	; (8003528 <RGB_Init+0x30>)
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 8003508:	4b08      	ldr	r3, [pc, #32]	; (800352c <RGB_Init+0x34>)
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]
	_state = 0;
 800350e:	4b08      	ldr	r3, [pc, #32]	; (8003530 <RGB_Init+0x38>)
 8003510:	2200      	movs	r2, #0
 8003512:	801a      	strh	r2, [r3, #0]
	_mode = RGB_Disabled;
 8003514:	4b07      	ldr	r3, [pc, #28]	; (8003534 <RGB_Init+0x3c>)
 8003516:	2200      	movs	r2, #0
 8003518:	701a      	strb	r2, [r3, #0]
}
 800351a:	bf00      	nop
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	20000904 	.word	0x20000904
 8003528:	200008fc 	.word	0x200008fc
 800352c:	20000908 	.word	0x20000908
 8003530:	20000900 	.word	0x20000900
 8003534:	2000090c 	.word	0x2000090c

08003538 <_RGB_UpdateRegisters>:

void _RGB_UpdateRegisters(void) {
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
	if (_CCR1 > MAX_REG_VAL)
 800353c:	4b1e      	ldr	r3, [pc, #120]	; (80035b8 <_RGB_UpdateRegisters+0x80>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003544:	d303      	bcc.n	800354e <_RGB_UpdateRegisters+0x16>
		_CCR1 = MAX_REG_VAL;
 8003546:	4b1c      	ldr	r3, [pc, #112]	; (80035b8 <_RGB_UpdateRegisters+0x80>)
 8003548:	f240 32e7 	movw	r2, #999	; 0x3e7
 800354c:	601a      	str	r2, [r3, #0]
	if (_CCR2 > MAX_REG_VAL)
 800354e:	4b1b      	ldr	r3, [pc, #108]	; (80035bc <_RGB_UpdateRegisters+0x84>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003556:	d303      	bcc.n	8003560 <_RGB_UpdateRegisters+0x28>
		_CCR2 = MAX_REG_VAL;
 8003558:	4b18      	ldr	r3, [pc, #96]	; (80035bc <_RGB_UpdateRegisters+0x84>)
 800355a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800355e:	601a      	str	r2, [r3, #0]
	if (_CCR3 > MAX_REG_VAL)
 8003560:	4b17      	ldr	r3, [pc, #92]	; (80035c0 <_RGB_UpdateRegisters+0x88>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003568:	d303      	bcc.n	8003572 <_RGB_UpdateRegisters+0x3a>
		_CCR3 = MAX_REG_VAL;
 800356a:	4b15      	ldr	r3, [pc, #84]	; (80035c0 <_RGB_UpdateRegisters+0x88>)
 800356c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003570:	601a      	str	r2, [r3, #0]
	if (_CCR2 < 0)
		_CCR2 = 0;
	if (_CCR3 < 0)
		_CCR3 = 0;

	TIM2->CCR1 = _CCR1;
 8003572:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003576:	4b10      	ldr	r3, [pc, #64]	; (80035b8 <_RGB_UpdateRegisters+0x80>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2 = _CCR2;
 800357c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003580:	4b0e      	ldr	r3, [pc, #56]	; (80035bc <_RGB_UpdateRegisters+0x84>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6393      	str	r3, [r2, #56]	; 0x38
	TIM2->CCR3 = _CCR3;
 8003586:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800358a:	4b0d      	ldr	r3, [pc, #52]	; (80035c0 <_RGB_UpdateRegisters+0x88>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	63d3      	str	r3, [r2, #60]	; 0x3c

	++_state;
 8003590:	4b0c      	ldr	r3, [pc, #48]	; (80035c4 <_RGB_UpdateRegisters+0x8c>)
 8003592:	881b      	ldrh	r3, [r3, #0]
 8003594:	3301      	adds	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	4b0a      	ldr	r3, [pc, #40]	; (80035c4 <_RGB_UpdateRegisters+0x8c>)
 800359a:	801a      	strh	r2, [r3, #0]
	if (_state > MAX_REG_VAL - 3)
 800359c:	4b09      	ldr	r3, [pc, #36]	; (80035c4 <_RGB_UpdateRegisters+0x8c>)
 800359e:	881b      	ldrh	r3, [r3, #0]
 80035a0:	f5b3 7f79 	cmp.w	r3, #996	; 0x3e4
 80035a4:	d902      	bls.n	80035ac <_RGB_UpdateRegisters+0x74>
		_state = 0;
 80035a6:	4b07      	ldr	r3, [pc, #28]	; (80035c4 <_RGB_UpdateRegisters+0x8c>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	801a      	strh	r2, [r3, #0]
}
 80035ac:	bf00      	nop
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000904 	.word	0x20000904
 80035bc:	200008fc 	.word	0x200008fc
 80035c0:	20000908 	.word	0x20000908
 80035c4:	20000900 	.word	0x20000900

080035c8 <_RGB_SetWhite>:

void _RGB_SetWhite(void) {
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
	_mode = RGB_White;
 80035cc:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <_RGB_SetWhite+0x2c>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]

	_CCR1 = MAX_REG_VAL;
 80035d2:	4b09      	ldr	r3, [pc, #36]	; (80035f8 <_RGB_SetWhite+0x30>)
 80035d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80035d8:	601a      	str	r2, [r3, #0]
	_CCR2 = MAX_REG_VAL;
 80035da:	4b08      	ldr	r3, [pc, #32]	; (80035fc <_RGB_SetWhite+0x34>)
 80035dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80035e0:	601a      	str	r2, [r3, #0]
	_CCR3 = MAX_REG_VAL;
 80035e2:	4b07      	ldr	r3, [pc, #28]	; (8003600 <_RGB_SetWhite+0x38>)
 80035e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80035e8:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 80035ea:	f7ff ffa5 	bl	8003538 <_RGB_UpdateRegisters>
}
 80035ee:	bf00      	nop
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	2000090c 	.word	0x2000090c
 80035f8:	20000904 	.word	0x20000904
 80035fc:	200008fc 	.word	0x200008fc
 8003600:	20000908 	.word	0x20000908

08003604 <_RGB_SetRed>:

void _RGB_SetRed(void) {
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
	_mode = RGB_Red;
 8003608:	4b08      	ldr	r3, [pc, #32]	; (800362c <_RGB_SetRed+0x28>)
 800360a:	2202      	movs	r2, #2
 800360c:	701a      	strb	r2, [r3, #0]

	_CCR1 = MAX_REG_VAL;
 800360e:	4b08      	ldr	r3, [pc, #32]	; (8003630 <_RGB_SetRed+0x2c>)
 8003610:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003614:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8003616:	4b07      	ldr	r3, [pc, #28]	; (8003634 <_RGB_SetRed+0x30>)
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 800361c:	4b06      	ldr	r3, [pc, #24]	; (8003638 <_RGB_SetRed+0x34>)
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 8003622:	f7ff ff89 	bl	8003538 <_RGB_UpdateRegisters>
}
 8003626:	bf00      	nop
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	2000090c 	.word	0x2000090c
 8003630:	20000904 	.word	0x20000904
 8003634:	200008fc 	.word	0x200008fc
 8003638:	20000908 	.word	0x20000908

0800363c <_RGB_SetGreen>:

void _RGB_SetGreen(void) {
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0
	_mode = RGB_Green;
 8003640:	4b08      	ldr	r3, [pc, #32]	; (8003664 <_RGB_SetGreen+0x28>)
 8003642:	2203      	movs	r2, #3
 8003644:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 8003646:	4b08      	ldr	r3, [pc, #32]	; (8003668 <_RGB_SetGreen+0x2c>)
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]
	_CCR2 = MAX_REG_VAL;
 800364c:	4b07      	ldr	r3, [pc, #28]	; (800366c <_RGB_SetGreen+0x30>)
 800364e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003652:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 8003654:	4b06      	ldr	r3, [pc, #24]	; (8003670 <_RGB_SetGreen+0x34>)
 8003656:	2200      	movs	r2, #0
 8003658:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 800365a:	f7ff ff6d 	bl	8003538 <_RGB_UpdateRegisters>
}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	2000090c 	.word	0x2000090c
 8003668:	20000904 	.word	0x20000904
 800366c:	200008fc 	.word	0x200008fc
 8003670:	20000908 	.word	0x20000908

08003674 <_RGB_SetBlue>:

void _RGB_SetBlue(void) {
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
	_mode = RGB_Blue;
 8003678:	4b08      	ldr	r3, [pc, #32]	; (800369c <_RGB_SetBlue+0x28>)
 800367a:	2204      	movs	r2, #4
 800367c:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 800367e:	4b08      	ldr	r3, [pc, #32]	; (80036a0 <_RGB_SetBlue+0x2c>)
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8003684:	4b07      	ldr	r3, [pc, #28]	; (80036a4 <_RGB_SetBlue+0x30>)
 8003686:	2200      	movs	r2, #0
 8003688:	601a      	str	r2, [r3, #0]
	_CCR3 = MAX_REG_VAL;
 800368a:	4b07      	ldr	r3, [pc, #28]	; (80036a8 <_RGB_SetBlue+0x34>)
 800368c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003690:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 8003692:	f7ff ff51 	bl	8003538 <_RGB_UpdateRegisters>
}
 8003696:	bf00      	nop
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	2000090c 	.word	0x2000090c
 80036a0:	20000904 	.word	0x20000904
 80036a4:	200008fc 	.word	0x200008fc
 80036a8:	20000908 	.word	0x20000908

080036ac <_RGB_SetBlack>:

void _RGB_SetBlack(void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
	_mode = RGB_Disabled;
 80036b0:	4b07      	ldr	r3, [pc, #28]	; (80036d0 <_RGB_SetBlack+0x24>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 80036b6:	4b07      	ldr	r3, [pc, #28]	; (80036d4 <_RGB_SetBlack+0x28>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 80036bc:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <_RGB_SetBlack+0x2c>)
 80036be:	2200      	movs	r2, #0
 80036c0:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 80036c2:	4b06      	ldr	r3, [pc, #24]	; (80036dc <_RGB_SetBlack+0x30>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 80036c8:	f7ff ff36 	bl	8003538 <_RGB_UpdateRegisters>
}
 80036cc:	bf00      	nop
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	2000090c 	.word	0x2000090c
 80036d4:	20000904 	.word	0x20000904
 80036d8:	200008fc 	.word	0x200008fc
 80036dc:	20000908 	.word	0x20000908

080036e0 <_RGB_Rainbow>:

void _RGB_Rainbow(void) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
	if (_mode != RGB_Rainbow)
 80036e4:	4b41      	ldr	r3, [pc, #260]	; (80037ec <_RGB_Rainbow+0x10c>)
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	2b09      	cmp	r3, #9
 80036ea:	d002      	beq.n	80036f2 <_RGB_Rainbow+0x12>
		_state = 0;
 80036ec:	4b40      	ldr	r3, [pc, #256]	; (80037f0 <_RGB_Rainbow+0x110>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	801a      	strh	r2, [r3, #0]
	_mode = RGB_Rainbow;
 80036f2:	4b3e      	ldr	r3, [pc, #248]	; (80037ec <_RGB_Rainbow+0x10c>)
 80036f4:	2209      	movs	r2, #9
 80036f6:	701a      	strb	r2, [r3, #0]

	switch (_state) {
 80036f8:	4b3d      	ldr	r3, [pc, #244]	; (80037f0 <_RGB_Rainbow+0x110>)
 80036fa:	881b      	ldrh	r3, [r3, #0]
 80036fc:	f240 124d 	movw	r2, #333	; 0x14d
 8003700:	4293      	cmp	r3, r2
 8003702:	d010      	beq.n	8003726 <_RGB_Rainbow+0x46>
 8003704:	f240 229a 	movw	r2, #666	; 0x29a
 8003708:	4293      	cmp	r3, r2
 800370a:	d017      	beq.n	800373c <_RGB_Rainbow+0x5c>
 800370c:	2b00      	cmp	r3, #0
 800370e:	d120      	bne.n	8003752 <_RGB_Rainbow+0x72>
	case 0: {
		_CCR1 = MAX_REG_VAL;
 8003710:	4b38      	ldr	r3, [pc, #224]	; (80037f4 <_RGB_Rainbow+0x114>)
 8003712:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003716:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;
 8003718:	4b37      	ldr	r3, [pc, #220]	; (80037f8 <_RGB_Rainbow+0x118>)
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;
 800371e:	4b37      	ldr	r3, [pc, #220]	; (80037fc <_RGB_Rainbow+0x11c>)
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
		break;
 8003724:	e05e      	b.n	80037e4 <_RGB_Rainbow+0x104>
	}
	case (int) (MAX_REG_VAL / 3): {
		_CCR1 = 0;
 8003726:	4b33      	ldr	r3, [pc, #204]	; (80037f4 <_RGB_Rainbow+0x114>)
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
		_CCR2 = MAX_REG_VAL;
 800372c:	4b32      	ldr	r3, [pc, #200]	; (80037f8 <_RGB_Rainbow+0x118>)
 800372e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003732:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;
 8003734:	4b31      	ldr	r3, [pc, #196]	; (80037fc <_RGB_Rainbow+0x11c>)
 8003736:	2200      	movs	r2, #0
 8003738:	601a      	str	r2, [r3, #0]
		break;
 800373a:	e053      	b.n	80037e4 <_RGB_Rainbow+0x104>
	}
	case (int) (MAX_REG_VAL * 2 / 3): {
		_CCR1 = 0;
 800373c:	4b2d      	ldr	r3, [pc, #180]	; (80037f4 <_RGB_Rainbow+0x114>)
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;
 8003742:	4b2d      	ldr	r3, [pc, #180]	; (80037f8 <_RGB_Rainbow+0x118>)
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]
		_CCR3 = MAX_REG_VAL;
 8003748:	4b2c      	ldr	r3, [pc, #176]	; (80037fc <_RGB_Rainbow+0x11c>)
 800374a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800374e:	601a      	str	r2, [r3, #0]
		break;
 8003750:	e048      	b.n	80037e4 <_RGB_Rainbow+0x104>
	}
	default: {
		if (_state > 0 && (_state < MAX_REG_VAL / 3)) {
 8003752:	4b27      	ldr	r3, [pc, #156]	; (80037f0 <_RGB_Rainbow+0x110>)
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d012      	beq.n	8003780 <_RGB_Rainbow+0xa0>
 800375a:	4b25      	ldr	r3, [pc, #148]	; (80037f0 <_RGB_Rainbow+0x110>)
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	f5b3 7fa6 	cmp.w	r3, #332	; 0x14c
 8003762:	d80d      	bhi.n	8003780 <_RGB_Rainbow+0xa0>
			_CCR1 -= 3;
 8003764:	4b23      	ldr	r3, [pc, #140]	; (80037f4 <_RGB_Rainbow+0x114>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	3b03      	subs	r3, #3
 800376a:	4a22      	ldr	r2, [pc, #136]	; (80037f4 <_RGB_Rainbow+0x114>)
 800376c:	6013      	str	r3, [r2, #0]
			_CCR2 += 3;
 800376e:	4b22      	ldr	r3, [pc, #136]	; (80037f8 <_RGB_Rainbow+0x118>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	3303      	adds	r3, #3
 8003774:	4a20      	ldr	r2, [pc, #128]	; (80037f8 <_RGB_Rainbow+0x118>)
 8003776:	6013      	str	r3, [r2, #0]
			_CCR3 = 0;
 8003778:	4b20      	ldr	r3, [pc, #128]	; (80037fc <_RGB_Rainbow+0x11c>)
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	e031      	b.n	80037e4 <_RGB_Rainbow+0x104>
		} else if ((_state > MAX_REG_VAL / 3)
 8003780:	4b1b      	ldr	r3, [pc, #108]	; (80037f0 <_RGB_Rainbow+0x110>)
 8003782:	881b      	ldrh	r3, [r3, #0]
 8003784:	f5b3 7fa7 	cmp.w	r3, #334	; 0x14e
 8003788:	d313      	bcc.n	80037b2 <_RGB_Rainbow+0xd2>
				&& (_state < MAX_REG_VAL * 2 / 3)) {
 800378a:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <_RGB_Rainbow+0x110>)
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	f240 2299 	movw	r2, #665	; 0x299
 8003792:	4293      	cmp	r3, r2
 8003794:	d80d      	bhi.n	80037b2 <_RGB_Rainbow+0xd2>
			_CCR1 = 0;
 8003796:	4b17      	ldr	r3, [pc, #92]	; (80037f4 <_RGB_Rainbow+0x114>)
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
			_CCR2 -= 3;
 800379c:	4b16      	ldr	r3, [pc, #88]	; (80037f8 <_RGB_Rainbow+0x118>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	3b03      	subs	r3, #3
 80037a2:	4a15      	ldr	r2, [pc, #84]	; (80037f8 <_RGB_Rainbow+0x118>)
 80037a4:	6013      	str	r3, [r2, #0]
			_CCR3 += 3;
 80037a6:	4b15      	ldr	r3, [pc, #84]	; (80037fc <_RGB_Rainbow+0x11c>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	3303      	adds	r3, #3
 80037ac:	4a13      	ldr	r2, [pc, #76]	; (80037fc <_RGB_Rainbow+0x11c>)
 80037ae:	6013      	str	r3, [r2, #0]
 80037b0:	e018      	b.n	80037e4 <_RGB_Rainbow+0x104>
		} else if ((_state > MAX_REG_VAL * 2 / 3) && (_state < MAX_REG_VAL)) {
 80037b2:	4b0f      	ldr	r3, [pc, #60]	; (80037f0 <_RGB_Rainbow+0x110>)
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	f240 229a 	movw	r2, #666	; 0x29a
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d912      	bls.n	80037e4 <_RGB_Rainbow+0x104>
 80037be:	4b0c      	ldr	r3, [pc, #48]	; (80037f0 <_RGB_Rainbow+0x110>)
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	f240 32e6 	movw	r2, #998	; 0x3e6
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d80c      	bhi.n	80037e4 <_RGB_Rainbow+0x104>
			_CCR1 += 3;
 80037ca:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <_RGB_Rainbow+0x114>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	3303      	adds	r3, #3
 80037d0:	4a08      	ldr	r2, [pc, #32]	; (80037f4 <_RGB_Rainbow+0x114>)
 80037d2:	6013      	str	r3, [r2, #0]
			_CCR2 = 0;
 80037d4:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <_RGB_Rainbow+0x118>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]
			_CCR3 -= 3;
 80037da:	4b08      	ldr	r3, [pc, #32]	; (80037fc <_RGB_Rainbow+0x11c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	3b03      	subs	r3, #3
 80037e0:	4a06      	ldr	r2, [pc, #24]	; (80037fc <_RGB_Rainbow+0x11c>)
 80037e2:	6013      	str	r3, [r2, #0]
		}
	}
	}
	_RGB_UpdateRegisters();
 80037e4:	f7ff fea8 	bl	8003538 <_RGB_UpdateRegisters>
}
 80037e8:	bf00      	nop
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	2000090c 	.word	0x2000090c
 80037f0:	20000900 	.word	0x20000900
 80037f4:	20000904 	.word	0x20000904
 80037f8:	200008fc 	.word	0x200008fc
 80037fc:	20000908 	.word	0x20000908

08003800 <_RGB_BlinkRed>:

void _RGB_BlinkRed(void) {
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkRed)
 8003804:	4b15      	ldr	r3, [pc, #84]	; (800385c <_RGB_BlinkRed+0x5c>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	2b06      	cmp	r3, #6
 800380a:	d002      	beq.n	8003812 <_RGB_BlinkRed+0x12>
		_state = 0;
 800380c:	4b14      	ldr	r3, [pc, #80]	; (8003860 <_RGB_BlinkRed+0x60>)
 800380e:	2200      	movs	r2, #0
 8003810:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkRed;
 8003812:	4b12      	ldr	r3, [pc, #72]	; (800385c <_RGB_BlinkRed+0x5c>)
 8003814:	2206      	movs	r2, #6
 8003816:	701a      	strb	r2, [r3, #0]

	_CCR2 = 0;
 8003818:	4b12      	ldr	r3, [pc, #72]	; (8003864 <_RGB_BlinkRed+0x64>)
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 800381e:	4b12      	ldr	r3, [pc, #72]	; (8003868 <_RGB_BlinkRed+0x68>)
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]

	if (_state == 0) {
 8003824:	4b0e      	ldr	r3, [pc, #56]	; (8003860 <_RGB_BlinkRed+0x60>)
 8003826:	881b      	ldrh	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d103      	bne.n	8003834 <_RGB_BlinkRed+0x34>
		_CCR1 = 0;
 800382c:	4b0f      	ldr	r3, [pc, #60]	; (800386c <_RGB_BlinkRed+0x6c>)
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	e00f      	b.n	8003854 <_RGB_BlinkRed+0x54>
	} else if (_state < MAX_REG_VAL / 2) {
 8003834:	4b0a      	ldr	r3, [pc, #40]	; (8003860 <_RGB_BlinkRed+0x60>)
 8003836:	881b      	ldrh	r3, [r3, #0]
 8003838:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800383c:	d805      	bhi.n	800384a <_RGB_BlinkRed+0x4a>
		_CCR1 += 2;
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <_RGB_BlinkRed+0x6c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3302      	adds	r3, #2
 8003844:	4a09      	ldr	r2, [pc, #36]	; (800386c <_RGB_BlinkRed+0x6c>)
 8003846:	6013      	str	r3, [r2, #0]
 8003848:	e004      	b.n	8003854 <_RGB_BlinkRed+0x54>
	} else {
		_CCR1 -= 2;
 800384a:	4b08      	ldr	r3, [pc, #32]	; (800386c <_RGB_BlinkRed+0x6c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	3b02      	subs	r3, #2
 8003850:	4a06      	ldr	r2, [pc, #24]	; (800386c <_RGB_BlinkRed+0x6c>)
 8003852:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 8003854:	f7ff fe70 	bl	8003538 <_RGB_UpdateRegisters>
}
 8003858:	bf00      	nop
 800385a:	bd80      	pop	{r7, pc}
 800385c:	2000090c 	.word	0x2000090c
 8003860:	20000900 	.word	0x20000900
 8003864:	200008fc 	.word	0x200008fc
 8003868:	20000908 	.word	0x20000908
 800386c:	20000904 	.word	0x20000904

08003870 <_RGB_BlinkGreen>:

void _RGB_BlinkGreen(void) {
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkGreen)
 8003874:	4b15      	ldr	r3, [pc, #84]	; (80038cc <_RGB_BlinkGreen+0x5c>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	2b07      	cmp	r3, #7
 800387a:	d002      	beq.n	8003882 <_RGB_BlinkGreen+0x12>
		_state = 0;
 800387c:	4b14      	ldr	r3, [pc, #80]	; (80038d0 <_RGB_BlinkGreen+0x60>)
 800387e:	2200      	movs	r2, #0
 8003880:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkGreen;
 8003882:	4b12      	ldr	r3, [pc, #72]	; (80038cc <_RGB_BlinkGreen+0x5c>)
 8003884:	2207      	movs	r2, #7
 8003886:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 8003888:	4b12      	ldr	r3, [pc, #72]	; (80038d4 <_RGB_BlinkGreen+0x64>)
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 800388e:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <_RGB_BlinkGreen+0x68>)
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]

	if (_state == 0) {
 8003894:	4b0e      	ldr	r3, [pc, #56]	; (80038d0 <_RGB_BlinkGreen+0x60>)
 8003896:	881b      	ldrh	r3, [r3, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d103      	bne.n	80038a4 <_RGB_BlinkGreen+0x34>
		_CCR2 = 0;
 800389c:	4b0f      	ldr	r3, [pc, #60]	; (80038dc <_RGB_BlinkGreen+0x6c>)
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e00f      	b.n	80038c4 <_RGB_BlinkGreen+0x54>
	} else if (_state < MAX_REG_VAL / 2) {
 80038a4:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <_RGB_BlinkGreen+0x60>)
 80038a6:	881b      	ldrh	r3, [r3, #0]
 80038a8:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80038ac:	d805      	bhi.n	80038ba <_RGB_BlinkGreen+0x4a>
		_CCR2 += 2;
 80038ae:	4b0b      	ldr	r3, [pc, #44]	; (80038dc <_RGB_BlinkGreen+0x6c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	3302      	adds	r3, #2
 80038b4:	4a09      	ldr	r2, [pc, #36]	; (80038dc <_RGB_BlinkGreen+0x6c>)
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	e004      	b.n	80038c4 <_RGB_BlinkGreen+0x54>
	} else {
		_CCR2 -= 2;
 80038ba:	4b08      	ldr	r3, [pc, #32]	; (80038dc <_RGB_BlinkGreen+0x6c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	3b02      	subs	r3, #2
 80038c0:	4a06      	ldr	r2, [pc, #24]	; (80038dc <_RGB_BlinkGreen+0x6c>)
 80038c2:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 80038c4:	f7ff fe38 	bl	8003538 <_RGB_UpdateRegisters>
}
 80038c8:	bf00      	nop
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	2000090c 	.word	0x2000090c
 80038d0:	20000900 	.word	0x20000900
 80038d4:	20000904 	.word	0x20000904
 80038d8:	20000908 	.word	0x20000908
 80038dc:	200008fc 	.word	0x200008fc

080038e0 <_RGB_BlinkBlue>:

void _RGB_BlinkBlue(void) {
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkBlue)
 80038e4:	4b15      	ldr	r3, [pc, #84]	; (800393c <_RGB_BlinkBlue+0x5c>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d002      	beq.n	80038f2 <_RGB_BlinkBlue+0x12>
		_state = 0;
 80038ec:	4b14      	ldr	r3, [pc, #80]	; (8003940 <_RGB_BlinkBlue+0x60>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkBlue;
 80038f2:	4b12      	ldr	r3, [pc, #72]	; (800393c <_RGB_BlinkBlue+0x5c>)
 80038f4:	2208      	movs	r2, #8
 80038f6:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 80038f8:	4b12      	ldr	r3, [pc, #72]	; (8003944 <_RGB_BlinkBlue+0x64>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 80038fe:	4b12      	ldr	r3, [pc, #72]	; (8003948 <_RGB_BlinkBlue+0x68>)
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]

	if (_state == 0) {
 8003904:	4b0e      	ldr	r3, [pc, #56]	; (8003940 <_RGB_BlinkBlue+0x60>)
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d103      	bne.n	8003914 <_RGB_BlinkBlue+0x34>
		_CCR3 = 0;
 800390c:	4b0f      	ldr	r3, [pc, #60]	; (800394c <_RGB_BlinkBlue+0x6c>)
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	e00f      	b.n	8003934 <_RGB_BlinkBlue+0x54>
	} else if (_state < MAX_REG_VAL / 2) {
 8003914:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <_RGB_BlinkBlue+0x60>)
 8003916:	881b      	ldrh	r3, [r3, #0]
 8003918:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800391c:	d805      	bhi.n	800392a <_RGB_BlinkBlue+0x4a>
		_CCR3 += 2;
 800391e:	4b0b      	ldr	r3, [pc, #44]	; (800394c <_RGB_BlinkBlue+0x6c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	3302      	adds	r3, #2
 8003924:	4a09      	ldr	r2, [pc, #36]	; (800394c <_RGB_BlinkBlue+0x6c>)
 8003926:	6013      	str	r3, [r2, #0]
 8003928:	e004      	b.n	8003934 <_RGB_BlinkBlue+0x54>
	} else {
		_CCR3 -= 2;
 800392a:	4b08      	ldr	r3, [pc, #32]	; (800394c <_RGB_BlinkBlue+0x6c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	3b02      	subs	r3, #2
 8003930:	4a06      	ldr	r2, [pc, #24]	; (800394c <_RGB_BlinkBlue+0x6c>)
 8003932:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 8003934:	f7ff fe00 	bl	8003538 <_RGB_UpdateRegisters>
}
 8003938:	bf00      	nop
 800393a:	bd80      	pop	{r7, pc}
 800393c:	2000090c 	.word	0x2000090c
 8003940:	20000900 	.word	0x20000900
 8003944:	20000904 	.word	0x20000904
 8003948:	200008fc 	.word	0x200008fc
 800394c:	20000908 	.word	0x20000908

08003950 <_RGB_BlinkWhite>:

void _RGB_BlinkWhite(void) {
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkWhite)
 8003954:	4b1f      	ldr	r3, [pc, #124]	; (80039d4 <_RGB_BlinkWhite+0x84>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2b05      	cmp	r3, #5
 800395a:	d002      	beq.n	8003962 <_RGB_BlinkWhite+0x12>
		_state = 0;
 800395c:	4b1e      	ldr	r3, [pc, #120]	; (80039d8 <_RGB_BlinkWhite+0x88>)
 800395e:	2200      	movs	r2, #0
 8003960:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkWhite;
 8003962:	4b1c      	ldr	r3, [pc, #112]	; (80039d4 <_RGB_BlinkWhite+0x84>)
 8003964:	2205      	movs	r2, #5
 8003966:	701a      	strb	r2, [r3, #0]

	if (_state == 0) {
 8003968:	4b1b      	ldr	r3, [pc, #108]	; (80039d8 <_RGB_BlinkWhite+0x88>)
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d109      	bne.n	8003984 <_RGB_BlinkWhite+0x34>
		_CCR1 = 0;
 8003970:	4b1a      	ldr	r3, [pc, #104]	; (80039dc <_RGB_BlinkWhite+0x8c>)
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;
 8003976:	4b1a      	ldr	r3, [pc, #104]	; (80039e0 <_RGB_BlinkWhite+0x90>)
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;
 800397c:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <_RGB_BlinkWhite+0x94>)
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	e023      	b.n	80039cc <_RGB_BlinkWhite+0x7c>
	} else if (_state < MAX_REG_VAL / 2) {
 8003984:	4b14      	ldr	r3, [pc, #80]	; (80039d8 <_RGB_BlinkWhite+0x88>)
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800398c:	d80f      	bhi.n	80039ae <_RGB_BlinkWhite+0x5e>
		_CCR1 += 2;
 800398e:	4b13      	ldr	r3, [pc, #76]	; (80039dc <_RGB_BlinkWhite+0x8c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	3302      	adds	r3, #2
 8003994:	4a11      	ldr	r2, [pc, #68]	; (80039dc <_RGB_BlinkWhite+0x8c>)
 8003996:	6013      	str	r3, [r2, #0]
		_CCR2 += 2;
 8003998:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <_RGB_BlinkWhite+0x90>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	3302      	adds	r3, #2
 800399e:	4a10      	ldr	r2, [pc, #64]	; (80039e0 <_RGB_BlinkWhite+0x90>)
 80039a0:	6013      	str	r3, [r2, #0]
		_CCR3 += 2;
 80039a2:	4b10      	ldr	r3, [pc, #64]	; (80039e4 <_RGB_BlinkWhite+0x94>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3302      	adds	r3, #2
 80039a8:	4a0e      	ldr	r2, [pc, #56]	; (80039e4 <_RGB_BlinkWhite+0x94>)
 80039aa:	6013      	str	r3, [r2, #0]
 80039ac:	e00e      	b.n	80039cc <_RGB_BlinkWhite+0x7c>
	} else {
		_CCR1 -= 2;
 80039ae:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <_RGB_BlinkWhite+0x8c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	3b02      	subs	r3, #2
 80039b4:	4a09      	ldr	r2, [pc, #36]	; (80039dc <_RGB_BlinkWhite+0x8c>)
 80039b6:	6013      	str	r3, [r2, #0]
		_CCR2 -= 2;
 80039b8:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <_RGB_BlinkWhite+0x90>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	3b02      	subs	r3, #2
 80039be:	4a08      	ldr	r2, [pc, #32]	; (80039e0 <_RGB_BlinkWhite+0x90>)
 80039c0:	6013      	str	r3, [r2, #0]
		_CCR3 -= 2;
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <_RGB_BlinkWhite+0x94>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	3b02      	subs	r3, #2
 80039c8:	4a06      	ldr	r2, [pc, #24]	; (80039e4 <_RGB_BlinkWhite+0x94>)
 80039ca:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 80039cc:	f7ff fdb4 	bl	8003538 <_RGB_UpdateRegisters>
}
 80039d0:	bf00      	nop
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	2000090c 	.word	0x2000090c
 80039d8:	20000900 	.word	0x20000900
 80039dc:	20000904 	.word	0x20000904
 80039e0:	200008fc 	.word	0x200008fc
 80039e4:	20000908 	.word	0x20000908

080039e8 <RGB_SetMode>:

void RGB_SetMode(RGB_Mode mode) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	2b09      	cmp	r3, #9
 80039f6:	d835      	bhi.n	8003a64 <RGB_SetMode+0x7c>
 80039f8:	a201      	add	r2, pc, #4	; (adr r2, 8003a00 <RGB_SetMode+0x18>)
 80039fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fe:	bf00      	nop
 8003a00:	08003a29 	.word	0x08003a29
 8003a04:	08003a2f 	.word	0x08003a2f
 8003a08:	08003a35 	.word	0x08003a35
 8003a0c:	08003a3b 	.word	0x08003a3b
 8003a10:	08003a41 	.word	0x08003a41
 8003a14:	08003a59 	.word	0x08003a59
 8003a18:	08003a47 	.word	0x08003a47
 8003a1c:	08003a4d 	.word	0x08003a4d
 8003a20:	08003a53 	.word	0x08003a53
 8003a24:	08003a5f 	.word	0x08003a5f
	case RGB_Disabled:
		_RGB_SetBlack();
 8003a28:	f7ff fe40 	bl	80036ac <_RGB_SetBlack>
		break;
 8003a2c:	e01a      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_White:
		_RGB_SetWhite();
 8003a2e:	f7ff fdcb 	bl	80035c8 <_RGB_SetWhite>
		break;
 8003a32:	e017      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_Red:
		_RGB_SetRed();
 8003a34:	f7ff fde6 	bl	8003604 <_RGB_SetRed>
		break;
 8003a38:	e014      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_Green:
		_RGB_SetGreen();
 8003a3a:	f7ff fdff 	bl	800363c <_RGB_SetGreen>
		break;
 8003a3e:	e011      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_Blue:
		_RGB_SetBlue();
 8003a40:	f7ff fe18 	bl	8003674 <_RGB_SetBlue>
		break;
 8003a44:	e00e      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_BlinkRed:
		_RGB_BlinkRed();
 8003a46:	f7ff fedb 	bl	8003800 <_RGB_BlinkRed>
		break;
 8003a4a:	e00b      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_BlinkGreen:
		_RGB_BlinkGreen();
 8003a4c:	f7ff ff10 	bl	8003870 <_RGB_BlinkGreen>
		break;
 8003a50:	e008      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_BlinkBlue:
		_RGB_BlinkBlue();
 8003a52:	f7ff ff45 	bl	80038e0 <_RGB_BlinkBlue>
		break;
 8003a56:	e005      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_BlinkWhite:
		_RGB_BlinkWhite();
 8003a58:	f7ff ff7a 	bl	8003950 <_RGB_BlinkWhite>
		break;
 8003a5c:	e002      	b.n	8003a64 <RGB_SetMode+0x7c>
	case RGB_Rainbow:
		_RGB_Rainbow();
 8003a5e:	f7ff fe3f 	bl	80036e0 <_RGB_Rainbow>
		break;
 8003a62:	bf00      	nop
	}
}
 8003a64:	bf00      	nop
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <SD_Init>:

uint8_t _buffer[256]; //bufor odczytu i zapisu
uint16_t _bytesWritten; //liczba zapisanych byte
uint16_t _bytesRead;

void SD_Init(void) {
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
	f_mount(&_ffHandle, "", 0);
 8003a70:	2200      	movs	r2, #0
 8003a72:	4904      	ldr	r1, [pc, #16]	; (8003a84 <SD_Init+0x18>)
 8003a74:	4804      	ldr	r0, [pc, #16]	; (8003a88 <SD_Init+0x1c>)
 8003a76:	f001 fadd 	bl	8005034 <f_mount>

	SD_RefreshDateTime();
 8003a7a:	f000 f837 	bl	8003aec <SD_RefreshDateTime>
}
 8003a7e:	bf00      	nop
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	0800c42c 	.word	0x0800c42c
 8003a88:	20000258 	.word	0x20000258

08003a8c <_SD_ClearDateTimeRegisters>:

void _SD_ClearDateTimeRegisters(void) {
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
	_Time.DayLightSaving = 0;
 8003a90:	4b14      	ldr	r3, [pc, #80]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	60da      	str	r2, [r3, #12]
	_Time.Hours = 0;
 8003a96:	4b13      	ldr	r3, [pc, #76]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	701a      	strb	r2, [r3, #0]
	_Time.Minutes = 0;
 8003a9c:	4b11      	ldr	r3, [pc, #68]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	705a      	strb	r2, [r3, #1]
	_Time.SecondFraction = 0;
 8003aa2:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	609a      	str	r2, [r3, #8]
	_Time.Seconds = 0;
 8003aa8:	4b0e      	ldr	r3, [pc, #56]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	709a      	strb	r2, [r3, #2]
	_Time.StoreOperation = 0;
 8003aae:	4b0d      	ldr	r3, [pc, #52]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	611a      	str	r2, [r3, #16]
	_Time.SubSeconds = 0;
 8003ab4:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	605a      	str	r2, [r3, #4]
	_Time.TimeFormat = 0;
 8003aba:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <_SD_ClearDateTimeRegisters+0x58>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	70da      	strb	r2, [r3, #3]

	_Date.Date = 0;
 8003ac0:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <_SD_ClearDateTimeRegisters+0x5c>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	709a      	strb	r2, [r3, #2]
	_Date.Month = 0;
 8003ac6:	4b08      	ldr	r3, [pc, #32]	; (8003ae8 <_SD_ClearDateTimeRegisters+0x5c>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	705a      	strb	r2, [r3, #1]
	_Date.WeekDay = 0;
 8003acc:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <_SD_ClearDateTimeRegisters+0x5c>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	701a      	strb	r2, [r3, #0]
	_Date.Year = 0;
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <_SD_ClearDateTimeRegisters+0x5c>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	70da      	strb	r2, [r3, #3]
}
 8003ad8:	bf00      	nop
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000c4c 	.word	0x20000c4c
 8003ae8:	20000b44 	.word	0x20000b44

08003aec <SD_RefreshDateTime>:

void SD_RefreshDateTime(void) {
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
	_SD_ClearDateTimeRegisters();
 8003af0:	f7ff ffcc 	bl	8003a8c <_SD_ClearDateTimeRegisters>

	HAL_RTC_GetTime(&hrtc, &_Time, RTC_FORMAT_BCD);
 8003af4:	2201      	movs	r2, #1
 8003af6:	4938      	ldr	r1, [pc, #224]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003af8:	4838      	ldr	r0, [pc, #224]	; (8003bdc <SD_RefreshDateTime+0xf0>)
 8003afa:	f003 fb67 	bl	80071cc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &_Date, RTC_FORMAT_BCD);
 8003afe:	2201      	movs	r2, #1
 8003b00:	4937      	ldr	r1, [pc, #220]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003b02:	4836      	ldr	r0, [pc, #216]	; (8003bdc <SD_RefreshDateTime+0xf0>)
 8003b04:	f003 fc67 	bl	80073d6 <HAL_RTC_GetDate>

	_dTime.time[0] = (_Time.Hours / 16) + 48;
 8003b08:	4b33      	ldr	r3, [pc, #204]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	3330      	adds	r3, #48	; 0x30
 8003b12:	b2da      	uxtb	r2, r3
 8003b14:	4b33      	ldr	r3, [pc, #204]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b16:	719a      	strb	r2, [r3, #6]
	_dTime.time[1] = (_Time.Hours % 16) + 48;
 8003b18:	4b2f      	ldr	r3, [pc, #188]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	f003 030f 	and.w	r3, r3, #15
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	3330      	adds	r3, #48	; 0x30
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	4b2f      	ldr	r3, [pc, #188]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b28:	71da      	strb	r2, [r3, #7]
	_dTime.time[2] = (_Time.Minutes / 16) + 48;
 8003b2a:	4b2b      	ldr	r3, [pc, #172]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003b2c:	785b      	ldrb	r3, [r3, #1]
 8003b2e:	091b      	lsrs	r3, r3, #4
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	3330      	adds	r3, #48	; 0x30
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	4b2b      	ldr	r3, [pc, #172]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b38:	721a      	strb	r2, [r3, #8]
	_dTime.time[3] = (_Time.Minutes % 16) + 48;
 8003b3a:	4b27      	ldr	r3, [pc, #156]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003b3c:	785b      	ldrb	r3, [r3, #1]
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	3330      	adds	r3, #48	; 0x30
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	4b26      	ldr	r3, [pc, #152]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b4a:	725a      	strb	r2, [r3, #9]
	_dTime.time[4] = (_Time.Seconds / 16) + 48;
 8003b4c:	4b22      	ldr	r3, [pc, #136]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003b4e:	789b      	ldrb	r3, [r3, #2]
 8003b50:	091b      	lsrs	r3, r3, #4
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	3330      	adds	r3, #48	; 0x30
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	4b22      	ldr	r3, [pc, #136]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b5a:	729a      	strb	r2, [r3, #10]
	_dTime.time[5] = (_Time.Seconds % 16) + 48;
 8003b5c:	4b1e      	ldr	r3, [pc, #120]	; (8003bd8 <SD_RefreshDateTime+0xec>)
 8003b5e:	789b      	ldrb	r3, [r3, #2]
 8003b60:	f003 030f 	and.w	r3, r3, #15
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	3330      	adds	r3, #48	; 0x30
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	4b1e      	ldr	r3, [pc, #120]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b6c:	72da      	strb	r2, [r3, #11]

	_dTime.date[0] = (_Date.Date / 16) + 48;
 8003b6e:	4b1c      	ldr	r3, [pc, #112]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003b70:	789b      	ldrb	r3, [r3, #2]
 8003b72:	091b      	lsrs	r3, r3, #4
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	3330      	adds	r3, #48	; 0x30
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	4b1a      	ldr	r3, [pc, #104]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b7c:	701a      	strb	r2, [r3, #0]
	_dTime.date[1] = (_Date.Date % 16) + 48;
 8003b7e:	4b18      	ldr	r3, [pc, #96]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003b80:	789b      	ldrb	r3, [r3, #2]
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	3330      	adds	r3, #48	; 0x30
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	4b15      	ldr	r3, [pc, #84]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b8e:	705a      	strb	r2, [r3, #1]
	_dTime.date[2] = (_Date.Month / 16) + 48;
 8003b90:	4b13      	ldr	r3, [pc, #76]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003b92:	785b      	ldrb	r3, [r3, #1]
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	3330      	adds	r3, #48	; 0x30
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003b9e:	709a      	strb	r2, [r3, #2]
	_dTime.date[3] = (_Date.Month % 16) + 48;
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003ba2:	785b      	ldrb	r3, [r3, #1]
 8003ba4:	f003 030f 	and.w	r3, r3, #15
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	3330      	adds	r3, #48	; 0x30
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	4b0d      	ldr	r3, [pc, #52]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003bb0:	70da      	strb	r2, [r3, #3]
	_dTime.date[4] = (_Date.Year / 16) + 48;
 8003bb2:	4b0b      	ldr	r3, [pc, #44]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003bb4:	78db      	ldrb	r3, [r3, #3]
 8003bb6:	091b      	lsrs	r3, r3, #4
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	3330      	adds	r3, #48	; 0x30
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	4b09      	ldr	r3, [pc, #36]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003bc0:	711a      	strb	r2, [r3, #4]
	_dTime.date[5] = (_Date.Year % 16) + 48;
 8003bc2:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <SD_RefreshDateTime+0xf4>)
 8003bc4:	78db      	ldrb	r3, [r3, #3]
 8003bc6:	f003 030f 	and.w	r3, r3, #15
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	3330      	adds	r3, #48	; 0x30
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	4b04      	ldr	r3, [pc, #16]	; (8003be4 <SD_RefreshDateTime+0xf8>)
 8003bd2:	715a      	strb	r2, [r3, #5]
}
 8003bd4:	bf00      	nop
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	20000c4c 	.word	0x20000c4c
 8003bdc:	20000d34 	.word	0x20000d34
 8003be0:	20000b44 	.word	0x20000b44
 8003be4:	20000910 	.word	0x20000910

08003be8 <SD_GetDateTime>:

void SD_GetDateTime(char date[], char time[]) {
 8003be8:	b5b0      	push	{r4, r5, r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af04      	add	r7, sp, #16
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8003bf2:	4b1d      	ldr	r3, [pc, #116]	; (8003c68 <SD_GetDateTime+0x80>)
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	461c      	mov	r4, r3
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	; (8003c68 <SD_GetDateTime+0x80>)
 8003bfa:	785b      	ldrb	r3, [r3, #1]
 8003bfc:	461d      	mov	r5, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8003bfe:	4b1a      	ldr	r3, [pc, #104]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c00:	789b      	ldrb	r3, [r3, #2]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8003c02:	461a      	mov	r2, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8003c04:	4b18      	ldr	r3, [pc, #96]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c06:	78db      	ldrb	r3, [r3, #3]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8003c08:	4619      	mov	r1, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8003c0a:	4b17      	ldr	r3, [pc, #92]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c0c:	791b      	ldrb	r3, [r3, #4]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8003c0e:	4618      	mov	r0, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8003c10:	4b15      	ldr	r3, [pc, #84]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c12:	795b      	ldrb	r3, [r3, #5]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8003c14:	9303      	str	r3, [sp, #12]
 8003c16:	9002      	str	r0, [sp, #8]
 8003c18:	9101      	str	r1, [sp, #4]
 8003c1a:	9200      	str	r2, [sp, #0]
 8003c1c:	462b      	mov	r3, r5
 8003c1e:	4622      	mov	r2, r4
 8003c20:	4912      	ldr	r1, [pc, #72]	; (8003c6c <SD_GetDateTime+0x84>)
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f006 fd06 	bl	800a634 <siprintf>
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8003c28:	4b0f      	ldr	r3, [pc, #60]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c2a:	799b      	ldrb	r3, [r3, #6]
 8003c2c:	461c      	mov	r4, r3
 8003c2e:	4b0e      	ldr	r3, [pc, #56]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c30:	79db      	ldrb	r3, [r3, #7]
 8003c32:	461d      	mov	r5, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8003c34:	4b0c      	ldr	r3, [pc, #48]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c36:	7a1b      	ldrb	r3, [r3, #8]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8003c38:	461a      	mov	r2, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c3c:	7a5b      	ldrb	r3, [r3, #9]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8003c3e:	4619      	mov	r1, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c42:	7a9b      	ldrb	r3, [r3, #10]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8003c44:	4618      	mov	r0, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8003c46:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <SD_GetDateTime+0x80>)
 8003c48:	7adb      	ldrb	r3, [r3, #11]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8003c4a:	9303      	str	r3, [sp, #12]
 8003c4c:	9002      	str	r0, [sp, #8]
 8003c4e:	9101      	str	r1, [sp, #4]
 8003c50:	9200      	str	r2, [sp, #0]
 8003c52:	462b      	mov	r3, r5
 8003c54:	4622      	mov	r2, r4
 8003c56:	4906      	ldr	r1, [pc, #24]	; (8003c70 <SD_GetDateTime+0x88>)
 8003c58:	6838      	ldr	r0, [r7, #0]
 8003c5a:	f006 fceb 	bl	800a634 <siprintf>
}
 8003c5e:	bf00      	nop
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bdb0      	pop	{r4, r5, r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000910 	.word	0x20000910
 8003c6c:	0800c430 	.word	0x0800c430
 8003c70:	0800c440 	.word	0x0800c440

08003c74 <SD_SetDateTime>:

void SD_SetDateTime(uint8_t date[], uint8_t time[]) {
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
	_SD_ClearDateTimeRegisters();
 8003c7e:	f7ff ff05 	bl	8003a8c <_SD_ClearDateTimeRegisters>

	_Date.Date = date[0] * 16 + date[1];
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	011b      	lsls	r3, r3, #4
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	4413      	add	r3, r2
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	4b25      	ldr	r3, [pc, #148]	; (8003d2c <SD_SetDateTime+0xb8>)
 8003c96:	709a      	strb	r2, [r3, #2]
	_Date.Month = date[2] * 16 + date[3];
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	3302      	adds	r3, #2
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	011b      	lsls	r3, r3, #4
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3303      	adds	r3, #3
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	4413      	add	r3, r2
 8003caa:	b2da      	uxtb	r2, r3
 8003cac:	4b1f      	ldr	r3, [pc, #124]	; (8003d2c <SD_SetDateTime+0xb8>)
 8003cae:	705a      	strb	r2, [r3, #1]
	_Date.Year = date[4] * 16 + date[5];
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	3305      	adds	r3, #5
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	4b19      	ldr	r3, [pc, #100]	; (8003d2c <SD_SetDateTime+0xb8>)
 8003cc6:	70da      	strb	r2, [r3, #3]

	_Time.Hours = time[0] * 16 + time[1];
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	4b15      	ldr	r3, [pc, #84]	; (8003d30 <SD_SetDateTime+0xbc>)
 8003cdc:	701a      	strb	r2, [r3, #0]
	_Time.Minutes = time[2] * 16 + time[3];
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	3302      	adds	r3, #2
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	011b      	lsls	r3, r3, #4
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	3303      	adds	r3, #3
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	4413      	add	r3, r2
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	4b0f      	ldr	r3, [pc, #60]	; (8003d30 <SD_SetDateTime+0xbc>)
 8003cf4:	705a      	strb	r2, [r3, #1]
	_Time.Seconds = time[4] * 16 + time[5];
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	b2da      	uxtb	r2, r3
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	3305      	adds	r3, #5
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	4413      	add	r3, r2
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	4b09      	ldr	r3, [pc, #36]	; (8003d30 <SD_SetDateTime+0xbc>)
 8003d0c:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &_Time, RTC_FORMAT_BCD);
 8003d0e:	2201      	movs	r2, #1
 8003d10:	4907      	ldr	r1, [pc, #28]	; (8003d30 <SD_SetDateTime+0xbc>)
 8003d12:	4808      	ldr	r0, [pc, #32]	; (8003d34 <SD_SetDateTime+0xc0>)
 8003d14:	f003 f99d 	bl	8007052 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &_Date, RTC_FORMAT_BCD);
 8003d18:	2201      	movs	r2, #1
 8003d1a:	4904      	ldr	r1, [pc, #16]	; (8003d2c <SD_SetDateTime+0xb8>)
 8003d1c:	4805      	ldr	r0, [pc, #20]	; (8003d34 <SD_SetDateTime+0xc0>)
 8003d1e:	f003 fab3 	bl	8007288 <HAL_RTC_SetDate>
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	20000b44 	.word	0x20000b44
 8003d30:	20000c4c 	.word	0x20000c4c
 8003d34:	20000d34 	.word	0x20000d34

08003d38 <THS_Init>:

bool _ready;
uint8_t _readyData[5];
uint32_t _clockCounter;

void THS_Init() {
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
	_clockCounter = 0;
 8003d3c:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <THS_Init+0x1c>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]

	_ready = true;
 8003d42:	4b05      	ldr	r3, [pc, #20]	; (8003d58 <THS_Init+0x20>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	701a      	strb	r2, [r3, #0]
}
 8003d48:	bf00      	nop
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	20000c68 	.word	0x20000c68
 8003d58:	20000c64 	.word	0x20000c64

08003d5c <THS_Delay>:

void THS_Delay(uint16_t micros) {
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8003d66:	4b08      	ldr	r3, [pc, #32]	; (8003d88 <THS_Delay+0x2c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < micros)
 8003d6e:	bf00      	nop
 8003d70:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <THS_Delay+0x2c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d3f9      	bcc.n	8003d70 <THS_Delay+0x14>
		;
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	20000c70 	.word	0x20000c70

08003d8c <_THS_SetPinOutput>:

void _THS_SetPinOutput(uint16_t pin) {
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b088      	sub	sp, #32
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003d96:	f107 030c 	add.w	r3, r7, #12
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	605a      	str	r2, [r3, #4]
 8003da0:	609a      	str	r2, [r3, #8]
 8003da2:	60da      	str	r2, [r3, #12]
 8003da4:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = pin;
 8003da6:	88fb      	ldrh	r3, [r7, #6]
 8003da8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003daa:	2301      	movs	r3, #1
 8003dac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dae:	2300      	movs	r3, #0
 8003db0:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(THS_PORT, &GPIO_InitStruct);
 8003db2:	f107 030c 	add.w	r3, r7, #12
 8003db6:	4619      	mov	r1, r3
 8003db8:	4803      	ldr	r0, [pc, #12]	; (8003dc8 <_THS_SetPinOutput+0x3c>)
 8003dba:	f002 f977 	bl	80060ac <HAL_GPIO_Init>
}
 8003dbe:	bf00      	nop
 8003dc0:	3720      	adds	r7, #32
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40020800 	.word	0x40020800

08003dcc <_THS_SetPinInput>:

void _THS_SetPinInput(uint16_t pin) {
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003dd6:	f107 030c 	add.w	r3, r7, #12
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	605a      	str	r2, [r3, #4]
 8003de0:	609a      	str	r2, [r3, #8]
 8003de2:	60da      	str	r2, [r3, #12]
 8003de4:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = pin;
 8003de6:	88fb      	ldrh	r3, [r7, #6]
 8003de8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003dea:	2300      	movs	r3, #0
 8003dec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dee:	2300      	movs	r3, #0
 8003df0:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(THS_PORT, &GPIO_InitStruct);
 8003df2:	f107 030c 	add.w	r3, r7, #12
 8003df6:	4619      	mov	r1, r3
 8003df8:	4803      	ldr	r0, [pc, #12]	; (8003e08 <_THS_SetPinInput+0x3c>)
 8003dfa:	f002 f957 	bl	80060ac <HAL_GPIO_Init>
}
 8003dfe:	bf00      	nop
 8003e00:	3720      	adds	r7, #32
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40020800 	.word	0x40020800

08003e0c <_THS_InitConn>:

#define Write(val) HAL_GPIO_WritePin(THS_PORT, pin, val)
#define Read() HAL_GPIO_ReadPin(THS_PORT, pin)
#define WaitOn(arg) while (HAL_GPIO_ReadPin(THS_PORT, pin) == arg)

uint8_t _THS_InitConn(uint16_t pin) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	80fb      	strh	r3, [r7, #6]
	if (!_ready)
 8003e16:	4b24      	ldr	r3, [pc, #144]	; (8003ea8 <_THS_InitConn+0x9c>)
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	f083 0301 	eor.w	r3, r3, #1
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <_THS_InitConn+0x1c>
		return 0;
 8003e24:	2300      	movs	r3, #0
 8003e26:	e03b      	b.n	8003ea0 <_THS_InitConn+0x94>
	_THS_SetPinOutput(pin);
 8003e28:	88fb      	ldrh	r3, [r7, #6]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff ffae 	bl	8003d8c <_THS_SetPinOutput>

	/* Start */
	Write(0);
 8003e30:	88fb      	ldrh	r3, [r7, #6]
 8003e32:	2200      	movs	r2, #0
 8003e34:	4619      	mov	r1, r3
 8003e36:	481d      	ldr	r0, [pc, #116]	; (8003eac <_THS_InitConn+0xa0>)
 8003e38:	f002 faea 	bl	8006410 <HAL_GPIO_WritePin>
	HAL_Delay(18);
 8003e3c:	2012      	movs	r0, #18
 8003e3e:	f001 ffdf 	bl	8005e00 <HAL_Delay>
	Write(1);
 8003e42:	88fb      	ldrh	r3, [r7, #6]
 8003e44:	2201      	movs	r2, #1
 8003e46:	4619      	mov	r1, r3
 8003e48:	4818      	ldr	r0, [pc, #96]	; (8003eac <_THS_InitConn+0xa0>)
 8003e4a:	f002 fae1 	bl	8006410 <HAL_GPIO_WritePin>
	THS_Delay(START_HI);
 8003e4e:	2014      	movs	r0, #20
 8003e50:	f7ff ff84 	bl	8003d5c <THS_Delay>

	/* Synchro */
	_THS_SetPinInput(pin);
 8003e54:	88fb      	ldrh	r3, [r7, #6]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7ff ffb8 	bl	8003dcc <_THS_SetPinInput>
	THS_Delay(RESPONSE);
 8003e5c:	2028      	movs	r0, #40	; 0x28
 8003e5e:	f7ff ff7d 	bl	8003d5c <THS_Delay>

	if (!Read()) {
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	4619      	mov	r1, r3
 8003e66:	4811      	ldr	r0, [pc, #68]	; (8003eac <_THS_InitConn+0xa0>)
 8003e68:	f002 faba 	bl	80063e0 <HAL_GPIO_ReadPin>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10c      	bne.n	8003e8c <_THS_InitConn+0x80>
		THS_Delay(2 * RESPONSE);
 8003e72:	2050      	movs	r0, #80	; 0x50
 8003e74:	f7ff ff72 	bl	8003d5c <THS_Delay>
		if (!Read()) {
 8003e78:	88fb      	ldrh	r3, [r7, #6]
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	480b      	ldr	r0, [pc, #44]	; (8003eac <_THS_InitConn+0xa0>)
 8003e7e:	f002 faaf 	bl	80063e0 <HAL_GPIO_ReadPin>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <_THS_InitConn+0x80>
			/* Brak synchro */
			return 0;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	e009      	b.n	8003ea0 <_THS_InitConn+0x94>
		}
	}
	WaitOn(1);
 8003e8c:	bf00      	nop
 8003e8e:	88fb      	ldrh	r3, [r7, #6]
 8003e90:	4619      	mov	r1, r3
 8003e92:	4806      	ldr	r0, [pc, #24]	; (8003eac <_THS_InitConn+0xa0>)
 8003e94:	f002 faa4 	bl	80063e0 <HAL_GPIO_ReadPin>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d0f7      	beq.n	8003e8e <_THS_InitConn+0x82>
	/* Gotowy */
	return 1;
 8003e9e:	2301      	movs	r3, #1
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20000c64 	.word	0x20000c64
 8003eac:	40020800 	.word	0x40020800

08003eb0 <_THS_ReadByte>:

uint8_t _THS_ReadByte(uint16_t pin) {
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	80fb      	strh	r3, [r7, #6]
	uint8_t byte = 0;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	73fb      	strb	r3, [r7, #15]

	for (uint8_t bit = 0; bit < 8; bit++) {
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	73bb      	strb	r3, [r7, #14]
 8003ec2:	e02f      	b.n	8003f24 <_THS_ReadByte+0x74>
		_clockCounter = 0;
 8003ec4:	4b1b      	ldr	r3, [pc, #108]	; (8003f34 <_THS_ReadByte+0x84>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]
		WaitOn(0) {
 8003eca:	e005      	b.n	8003ed8 <_THS_ReadByte+0x28>
			/* Podany pin nie jest podpiety, eternal loop */
			if (_clockCounter > 200)
 8003ecc:	4b19      	ldr	r3, [pc, #100]	; (8003f34 <_THS_ReadByte+0x84>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2bc8      	cmp	r3, #200	; 0xc8
 8003ed2:	d901      	bls.n	8003ed8 <_THS_ReadByte+0x28>
				return 255;
 8003ed4:	23ff      	movs	r3, #255	; 0xff
 8003ed6:	e029      	b.n	8003f2c <_THS_ReadByte+0x7c>
		WaitOn(0) {
 8003ed8:	88fb      	ldrh	r3, [r7, #6]
 8003eda:	4619      	mov	r1, r3
 8003edc:	4816      	ldr	r0, [pc, #88]	; (8003f38 <_THS_ReadByte+0x88>)
 8003ede:	f002 fa7f 	bl	80063e0 <HAL_GPIO_ReadPin>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0f1      	beq.n	8003ecc <_THS_ReadByte+0x1c>
		}
		THS_Delay(SIGNAL_WAIT);
 8003ee8:	203c      	movs	r0, #60	; 0x3c
 8003eea:	f7ff ff37 	bl	8003d5c <THS_Delay>

		byte <<= 1;
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
		if (Read()) {
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	480f      	ldr	r0, [pc, #60]	; (8003f38 <_THS_ReadByte+0x88>)
 8003efa:	f002 fa71 	bl	80063e0 <HAL_GPIO_ReadPin>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00c      	beq.n	8003f1e <_THS_ReadByte+0x6e>
			byte |= 1; /* mamy 1 */
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
			WaitOn(1);
 8003f0c:	bf00      	nop
 8003f0e:	88fb      	ldrh	r3, [r7, #6]
 8003f10:	4619      	mov	r1, r3
 8003f12:	4809      	ldr	r0, [pc, #36]	; (8003f38 <_THS_ReadByte+0x88>)
 8003f14:	f002 fa64 	bl	80063e0 <HAL_GPIO_ReadPin>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d0f7      	beq.n	8003f0e <_THS_ReadByte+0x5e>
	for (uint8_t bit = 0; bit < 8; bit++) {
 8003f1e:	7bbb      	ldrb	r3, [r7, #14]
 8003f20:	3301      	adds	r3, #1
 8003f22:	73bb      	strb	r3, [r7, #14]
 8003f24:	7bbb      	ldrb	r3, [r7, #14]
 8003f26:	2b07      	cmp	r3, #7
 8003f28:	d9cc      	bls.n	8003ec4 <_THS_ReadByte+0x14>
		}
		/* else mamy 0 */
	}

	return byte;
 8003f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3710      	adds	r7, #16
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	20000c68 	.word	0x20000c68
 8003f38:	40020800 	.word	0x40020800

08003f3c <_THS_CCR_Acceptable>:

uint8_t _THS_CCR_Acceptable(uint8_t ccrIn, uint8_t ccrAcc) {
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	460a      	mov	r2, r1
 8003f46:	71fb      	strb	r3, [r7, #7]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	71bb      	strb	r3, [r7, #6]
	if (ccrAcc - ERROR_RANGE <= ccrIn && ccrIn <= ccrAcc + ERROR_RANGE)
 8003f4c:	79bb      	ldrb	r3, [r7, #6]
 8003f4e:	f1a3 020a 	sub.w	r2, r3, #10
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	dc06      	bgt.n	8003f66 <_THS_CCR_Acceptable+0x2a>
 8003f58:	79fa      	ldrb	r2, [r7, #7]
 8003f5a:	79bb      	ldrb	r3, [r7, #6]
 8003f5c:	330a      	adds	r3, #10
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	dc01      	bgt.n	8003f66 <_THS_CCR_Acceptable+0x2a>
		return 1;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <_THS_CCR_Acceptable+0x2c>
	return 0;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <THS_ReadData>:

/* Funkcja wymaga jako argumentu tablicy conajmniej 2 elementowej else panic */
uint8_t THS_ReadData(THS_Sensor sensor, float data[]) {
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	6039      	str	r1, [r7, #0]
 8003f7e:	71fb      	strb	r3, [r7, #7]
	uint16_t pin = (sensor == THS_In) ? PIN1 : PIN2;
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <THS_ReadData+0x16>
 8003f86:	2301      	movs	r3, #1
 8003f88:	e000      	b.n	8003f8c <THS_ReadData+0x18>
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	83fb      	strh	r3, [r7, #30]

	if (!_THS_InitConn(pin))
 8003f8e:	8bfb      	ldrh	r3, [r7, #30]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff ff3b 	bl	8003e0c <_THS_InitConn>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <THS_ReadData+0x2c>
		return 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	e091      	b.n	80040c4 <THS_ReadData+0x150>

	uint16_t rh1 = _THS_ReadByte(pin);
 8003fa0:	8bfb      	ldrh	r3, [r7, #30]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff ff84 	bl	8003eb0 <_THS_ReadByte>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	83bb      	strh	r3, [r7, #28]
	uint8_t rh2 = _THS_ReadByte(pin);
 8003fac:	8bfb      	ldrh	r3, [r7, #30]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff ff7e 	bl	8003eb0 <_THS_ReadByte>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	76fb      	strb	r3, [r7, #27]
	uint16_t temp1 = _THS_ReadByte(pin);
 8003fb8:	8bfb      	ldrh	r3, [r7, #30]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff ff78 	bl	8003eb0 <_THS_ReadByte>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	833b      	strh	r3, [r7, #24]
	uint8_t temp2 = _THS_ReadByte(pin);
 8003fc4:	8bfb      	ldrh	r3, [r7, #30]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff ff72 	bl	8003eb0 <_THS_ReadByte>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	75fb      	strb	r3, [r7, #23]
	uint8_t ccr = _THS_ReadByte(pin);
 8003fd0:	8bfb      	ldrh	r3, [r7, #30]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff ff6c 	bl	8003eb0 <_THS_ReadByte>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	75bb      	strb	r3, [r7, #22]
	/* co namniej sekunda przerwy miedzy updateami */
	_ready = false;
 8003fdc:	4b3b      	ldr	r3, [pc, #236]	; (80040cc <THS_ReadData+0x158>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	701a      	strb	r2, [r3, #0]

	if (_THS_CCR_Acceptable(ccr, rh1 | rh2 | temp1 | temp2)) {
 8003fe2:	8bbb      	ldrh	r3, [r7, #28]
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	7efb      	ldrb	r3, [r7, #27]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	b25a      	sxtb	r2, r3
 8003fee:	8b3b      	ldrh	r3, [r7, #24]
 8003ff0:	b25b      	sxtb	r3, r3
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	b25a      	sxtb	r2, r3
 8003ff6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	b25b      	sxtb	r3, r3
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	7dbb      	ldrb	r3, [r7, #22]
 8004002:	4611      	mov	r1, r2
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff ff99 	bl	8003f3c <_THS_CCR_Acceptable>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d04f      	beq.n	80040b0 <THS_ReadData+0x13c>
		/* 0-Temperatura, 1-Wilgotnosc */
		float t = (float) ((temp1 << 8) | temp2) / (float) (1 << 8);
 8004010:	8b3b      	ldrh	r3, [r7, #24]
 8004012:	021a      	lsls	r2, r3, #8
 8004014:	7dfb      	ldrb	r3, [r7, #23]
 8004016:	4313      	orrs	r3, r2
 8004018:	ee07 3a90 	vmov	s15, r3
 800401c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004020:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80040d0 <THS_ReadData+0x15c>
 8004024:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004028:	edc7 7a04 	vstr	s15, [r7, #16]
		float r = (float) ((rh1 << 8) | rh2) / (float) (1 << 8);
 800402c:	8bbb      	ldrh	r3, [r7, #28]
 800402e:	021a      	lsls	r2, r3, #8
 8004030:	7efb      	ldrb	r3, [r7, #27]
 8004032:	4313      	orrs	r3, r2
 8004034:	ee07 3a90 	vmov	s15, r3
 8004038:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800403c:	eddf 6a24 	vldr	s13, [pc, #144]	; 80040d0 <THS_ReadData+0x15c>
 8004040:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004044:	edc7 7a03 	vstr	s15, [r7, #12]

		/* Dane spoza zakresu czujnika, musial wystapic blad */
		if ((0.f > t || t > 50.f) || (0.f > r || r > 100.f)) {
 8004048:	edd7 7a04 	vldr	s15, [r7, #16]
 800404c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004054:	d418      	bmi.n	8004088 <THS_ReadData+0x114>
 8004056:	edd7 7a04 	vldr	s15, [r7, #16]
 800405a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80040d4 <THS_ReadData+0x160>
 800405e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004066:	dc0f      	bgt.n	8004088 <THS_ReadData+0x114>
 8004068:	edd7 7a03 	vldr	s15, [r7, #12]
 800406c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004074:	d408      	bmi.n	8004088 <THS_ReadData+0x114>
 8004076:	edd7 7a03 	vldr	s15, [r7, #12]
 800407a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80040d8 <THS_ReadData+0x164>
 800407e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004086:	dd0a      	ble.n	800409e <THS_ReadData+0x12a>
			data[0] = 0.f;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
			data[1] = 0.f;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	3304      	adds	r3, #4
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
			return 0;
 800409a:	2300      	movs	r3, #0
 800409c:	e012      	b.n	80040c4 <THS_ReadData+0x150>
		}
		data[0] = t;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	601a      	str	r2, [r3, #0]
		data[1] = r;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	3304      	adds	r3, #4
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	601a      	str	r2, [r3, #0]
		return 1;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e009      	b.n	80040c4 <THS_ReadData+0x150>
	}
	/* Dane zbyt odbiegaj od prawdziwych */
	data[0] = 0.f;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]
	data[1] = 0.f;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	3304      	adds	r3, #4
 80040bc:	f04f 0200 	mov.w	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
	return 0;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20000c64 	.word	0x20000c64
 80040d0:	43800000 	.word	0x43800000
 80040d4:	42480000 	.word	0x42480000
 80040d8:	42c80000 	.word	0x42c80000

080040dc <THS_ErrorClock>:

/* Umiescic w obsludze przerwania zegara tak by if dzialal co sekunde*/
void THS_ErrorClock(void) {
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
	if (_clockCounter > SECOND) {
 80040e0:	4b0a      	ldr	r3, [pc, #40]	; (800410c <THS_ErrorClock+0x30>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040e8:	d905      	bls.n	80040f6 <THS_ErrorClock+0x1a>
		_ready = true;
 80040ea:	4b09      	ldr	r3, [pc, #36]	; (8004110 <THS_ErrorClock+0x34>)
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
		_clockCounter = 0;
 80040f0:	4b06      	ldr	r3, [pc, #24]	; (800410c <THS_ErrorClock+0x30>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]
	}
	++_clockCounter;
 80040f6:	4b05      	ldr	r3, [pc, #20]	; (800410c <THS_ErrorClock+0x30>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	3301      	adds	r3, #1
 80040fc:	4a03      	ldr	r2, [pc, #12]	; (800410c <THS_ErrorClock+0x30>)
 80040fe:	6013      	str	r3, [r2, #0]
}
 8004100:	bf00      	nop
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	20000c68 	.word	0x20000c68
 8004110:	20000c64 	.word	0x20000c64

08004114 <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0

}
 8004118:	bf00      	nop
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <DESELECT>:

static
inline void DESELECT(void)
{
 8004122:	b480      	push	{r7}
 8004124:	af00      	add	r7, sp, #0

}
 8004126:	bf00      	nop
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <xmit_spi>:

extern SPI_HandleTypeDef hspi1;

static
void xmit_spi(BYTE Data)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800413a:	bf00      	nop
 800413c:	4808      	ldr	r0, [pc, #32]	; (8004160 <xmit_spi+0x30>)
 800413e:	f003 fda5 	bl	8007c8c <HAL_SPI_GetState>
 8004142:	4603      	mov	r3, r0
 8004144:	2b01      	cmp	r3, #1
 8004146:	d1f9      	bne.n	800413c <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi1, &Data, 1, 5000);
 8004148:	1df9      	adds	r1, r7, #7
 800414a:	f241 3388 	movw	r3, #5000	; 0x1388
 800414e:	2201      	movs	r2, #1
 8004150:	4803      	ldr	r0, [pc, #12]	; (8004160 <xmit_spi+0x30>)
 8004152:	f003 fac5 	bl	80076e0 <HAL_SPI_Transmit>
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000d54 	.word	0x20000d54

08004164 <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 800416a:	23ff      	movs	r3, #255	; 0xff
 800416c:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8004172:	bf00      	nop
 8004174:	4809      	ldr	r0, [pc, #36]	; (800419c <rcvr_spi+0x38>)
 8004176:	f003 fd89 	bl	8007c8c <HAL_SPI_GetState>
 800417a:	4603      	mov	r3, r0
 800417c:	2b01      	cmp	r3, #1
 800417e:	d1f9      	bne.n	8004174 <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi1, &Dummy, &Data, 1, 5000);
 8004180:	1dba      	adds	r2, r7, #6
 8004182:	1df9      	adds	r1, r7, #7
 8004184:	f241 3388 	movw	r3, #5000	; 0x1388
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	2301      	movs	r3, #1
 800418c:	4803      	ldr	r0, [pc, #12]	; (800419c <rcvr_spi+0x38>)
 800418e:	f003 fbdb 	bl	8007948 <HAL_SPI_TransmitReceive>

	return Data;
 8004192:	79bb      	ldrb	r3, [r7, #6]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	20000d54 	.word	0x20000d54

080041a0 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 80041a8:	f7ff ffdc 	bl	8004164 <rcvr_spi>
 80041ac:	4603      	mov	r3, r0
 80041ae:	461a      	mov	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	701a      	strb	r2, [r3, #0]
}
 80041b4:	bf00      	nop
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 80041c2:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <wait_ready+0x34>)
 80041c4:	2232      	movs	r2, #50	; 0x32
 80041c6:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 80041c8:	f7ff ffcc 	bl	8004164 <rcvr_spi>
	do
		res = rcvr_spi();
 80041cc:	f7ff ffca 	bl	8004164 <rcvr_spi>
 80041d0:	4603      	mov	r3, r0
 80041d2:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	2bff      	cmp	r3, #255	; 0xff
 80041d8:	d004      	beq.n	80041e4 <wait_ready+0x28>
 80041da:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <wait_ready+0x34>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1f3      	bne.n	80041cc <wait_ready+0x10>

	return res;
 80041e4:	79fb      	ldrb	r3, [r7, #7]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000489 	.word	0x20000489

080041f4 <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 80041fa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80041fe:	60bb      	str	r3, [r7, #8]

	DESELECT();
 8004200:	f7ff ff8f 	bl	8004122 <DESELECT>

	for (i = 0; i < 10; i++)
 8004204:	2300      	movs	r3, #0
 8004206:	73fb      	strb	r3, [r7, #15]
 8004208:	e005      	b.n	8004216 <power_on+0x22>
		xmit_spi(0xFF);
 800420a:	20ff      	movs	r0, #255	; 0xff
 800420c:	f7ff ff90 	bl	8004130 <xmit_spi>
	for (i = 0; i < 10; i++)
 8004210:	7bfb      	ldrb	r3, [r7, #15]
 8004212:	3301      	adds	r3, #1
 8004214:	73fb      	strb	r3, [r7, #15]
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	2b09      	cmp	r3, #9
 800421a:	d9f6      	bls.n	800420a <power_on+0x16>

	SELECT();
 800421c:	f7ff ff7a 	bl	8004114 <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 8004220:	2340      	movs	r3, #64	; 0x40
 8004222:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 8004224:	2300      	movs	r3, #0
 8004226:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 8004228:	2300      	movs	r3, #0
 800422a:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 8004230:	2300      	movs	r3, #0
 8004232:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 8004234:	2395      	movs	r3, #149	; 0x95
 8004236:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 8004238:	2300      	movs	r3, #0
 800423a:	73fb      	strb	r3, [r7, #15]
 800423c:	e00b      	b.n	8004256 <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	f107 0210 	add.w	r2, r7, #16
 8004244:	4413      	add	r3, r2
 8004246:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff ff70 	bl	8004130 <xmit_spi>
	for (i = 0; i < 6; i++)
 8004250:	7bfb      	ldrb	r3, [r7, #15]
 8004252:	3301      	adds	r3, #1
 8004254:	73fb      	strb	r3, [r7, #15]
 8004256:	7bfb      	ldrb	r3, [r7, #15]
 8004258:	2b05      	cmp	r3, #5
 800425a:	d9f0      	bls.n	800423e <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 800425c:	e002      	b.n	8004264 <power_on+0x70>
		Count--;
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	3b01      	subs	r3, #1
 8004262:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 8004264:	f7ff ff7e 	bl	8004164 <rcvr_spi>
 8004268:	4603      	mov	r3, r0
 800426a:	2b01      	cmp	r3, #1
 800426c:	d002      	beq.n	8004274 <power_on+0x80>
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1f4      	bne.n	800425e <power_on+0x6a>

	DESELECT();
 8004274:	f7ff ff55 	bl	8004122 <DESELECT>
	xmit_spi(0XFF);
 8004278:	20ff      	movs	r0, #255	; 0xff
 800427a:	f7ff ff59 	bl	8004130 <xmit_spi>

	PowerFlag = 1;
 800427e:	4b03      	ldr	r3, [pc, #12]	; (800428c <power_on+0x98>)
 8004280:	2201      	movs	r2, #1
 8004282:	701a      	strb	r2, [r3, #0]
}
 8004284:	bf00      	nop
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	2000048b 	.word	0x2000048b

08004290 <power_off>:

static
void power_off(void) {
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8004294:	4b03      	ldr	r3, [pc, #12]	; (80042a4 <power_off+0x14>)
 8004296:	2200      	movs	r2, #0
 8004298:	701a      	strb	r2, [r3, #0]
}
 800429a:	bf00      	nop
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	2000048b 	.word	0x2000048b

080042a8 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 80042b2:	4b17      	ldr	r3, [pc, #92]	; (8004310 <rcvr_datablock+0x68>)
 80042b4:	220a      	movs	r2, #10
 80042b6:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 80042b8:	f7ff ff54 	bl	8004164 <rcvr_spi>
 80042bc:	4603      	mov	r3, r0
 80042be:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
 80042c2:	2bff      	cmp	r3, #255	; 0xff
 80042c4:	d104      	bne.n	80042d0 <rcvr_datablock+0x28>
 80042c6:	4b12      	ldr	r3, [pc, #72]	; (8004310 <rcvr_datablock+0x68>)
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1f3      	bne.n	80042b8 <rcvr_datablock+0x10>
	if (token != 0xFE)
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
 80042d2:	2bfe      	cmp	r3, #254	; 0xfe
 80042d4:	d001      	beq.n	80042da <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 80042d6:	2300      	movs	r3, #0
 80042d8:	e016      	b.n	8004308 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff ff5d 	bl	80041a0 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	607a      	str	r2, [r7, #4]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff ff57 	bl	80041a0 <rcvr_spi_m>
	} while (btr -= 2);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	3b02      	subs	r3, #2
 80042f6:	603b      	str	r3, [r7, #0]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1ed      	bne.n	80042da <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 80042fe:	f7ff ff31 	bl	8004164 <rcvr_spi>
	rcvr_spi();
 8004302:	f7ff ff2f 	bl	8004164 <rcvr_spi>

	return TRUE; /* Return with success */
 8004306:	2301      	movs	r3, #1
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	20000488 	.word	0x20000488

08004314 <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	460b      	mov	r3, r1
 800431e:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 8004324:	f7ff ff4a 	bl	80041bc <wait_ready>
 8004328:	4603      	mov	r3, r0
 800432a:	2bff      	cmp	r3, #255	; 0xff
 800432c:	d001      	beq.n	8004332 <xmit_datablock+0x1e>
		return FALSE;
 800432e:	2300      	movs	r3, #0
 8004330:	e040      	b.n	80043b4 <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 8004332:	78fb      	ldrb	r3, [r7, #3]
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff fefb 	bl	8004130 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 800433a:	78fb      	ldrb	r3, [r7, #3]
 800433c:	2bfd      	cmp	r3, #253	; 0xfd
 800433e:	d031      	beq.n	80043a4 <xmit_datablock+0x90>
		wc = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	607a      	str	r2, [r7, #4]
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	4618      	mov	r0, r3
 800434e:	f7ff feef 	bl	8004130 <xmit_spi>
			xmit_spi(*buff++);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f7ff fee8 	bl	8004130 <xmit_spi>
		} while (--wc);
 8004360:	7bbb      	ldrb	r3, [r7, #14]
 8004362:	3b01      	subs	r3, #1
 8004364:	73bb      	strb	r3, [r7, #14]
 8004366:	7bbb      	ldrb	r3, [r7, #14]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1eb      	bne.n	8004344 <xmit_datablock+0x30>

		rcvr_spi();
 800436c:	f7ff fefa 	bl	8004164 <rcvr_spi>
		rcvr_spi();
 8004370:	f7ff fef8 	bl	8004164 <rcvr_spi>

		while (i <= 64) {
 8004374:	e00b      	b.n	800438e <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 8004376:	f7ff fef5 	bl	8004164 <rcvr_spi>
 800437a:	4603      	mov	r3, r0
 800437c:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 800437e:	7bfb      	ldrb	r3, [r7, #15]
 8004380:	f003 031f 	and.w	r3, r3, #31
 8004384:	2b05      	cmp	r3, #5
 8004386:	d006      	beq.n	8004396 <xmit_datablock+0x82>
				break;
			i++;
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	3301      	adds	r3, #1
 800438c:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b40      	cmp	r3, #64	; 0x40
 8004392:	d9f0      	bls.n	8004376 <xmit_datablock+0x62>
 8004394:	e000      	b.n	8004398 <xmit_datablock+0x84>
				break;
 8004396:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 8004398:	bf00      	nop
 800439a:	f7ff fee3 	bl	8004164 <rcvr_spi>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0fa      	beq.n	800439a <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	f003 031f 	and.w	r3, r3, #31
 80043aa:	2b05      	cmp	r3, #5
 80043ac:	d101      	bne.n	80043b2 <xmit_datablock+0x9e>
		return TRUE;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e000      	b.n	80043b4 <xmit_datablock+0xa0>
	else
		return FALSE;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4603      	mov	r3, r0
 80043c4:	6039      	str	r1, [r7, #0]
 80043c6:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 80043c8:	f7ff fef8 	bl	80041bc <wait_ready>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2bff      	cmp	r3, #255	; 0xff
 80043d0:	d001      	beq.n	80043d6 <send_cmd+0x1a>
		return 0xFF;
 80043d2:	23ff      	movs	r3, #255	; 0xff
 80043d4:	e040      	b.n	8004458 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff fea9 	bl	8004130 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	0e1b      	lsrs	r3, r3, #24
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fea3 	bl	8004130 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff fe9d 	bl	8004130 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	0a1b      	lsrs	r3, r3, #8
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff fe97 	bl	8004130 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff fe92 	bl	8004130 <xmit_spi>
	n = 0;
 800440c:	2300      	movs	r3, #0
 800440e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	2b40      	cmp	r3, #64	; 0x40
 8004414:	d101      	bne.n	800441a <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 8004416:	2395      	movs	r3, #149	; 0x95
 8004418:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 800441a:	79fb      	ldrb	r3, [r7, #7]
 800441c:	2b48      	cmp	r3, #72	; 0x48
 800441e:	d101      	bne.n	8004424 <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 8004420:	2387      	movs	r3, #135	; 0x87
 8004422:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	4618      	mov	r0, r3
 8004428:	f7ff fe82 	bl	8004130 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	2b4c      	cmp	r3, #76	; 0x4c
 8004430:	d101      	bne.n	8004436 <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 8004432:	f7ff fe97 	bl	8004164 <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 8004436:	230a      	movs	r3, #10
 8004438:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 800443a:	f7ff fe93 	bl	8004164 <rcvr_spi>
 800443e:	4603      	mov	r3, r0
 8004440:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 8004442:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004446:	2b00      	cmp	r3, #0
 8004448:	da05      	bge.n	8004456 <send_cmd+0x9a>
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	3b01      	subs	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1f1      	bne.n	800443a <send_cmd+0x7e>

	return res; /* Return with the response value */
 8004456:	7bbb      	ldrb	r3, [r7, #14]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 8004460:	b590      	push	{r4, r7, lr}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 800446a:	79fb      	ldrb	r3, [r7, #7]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8004470:	2301      	movs	r3, #1
 8004472:	e0d5      	b.n	8004620 <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 8004474:	4b6c      	ldr	r3, [pc, #432]	; (8004628 <disk_initialize+0x1c8>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	b2db      	uxtb	r3, r3
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 8004482:	4b69      	ldr	r3, [pc, #420]	; (8004628 <disk_initialize+0x1c8>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	e0ca      	b.n	8004620 <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 800448a:	f7ff feb3 	bl	80041f4 <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 800448e:	f7ff fe41 	bl	8004114 <SELECT>
	ty = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 8004496:	2100      	movs	r1, #0
 8004498:	2040      	movs	r0, #64	; 0x40
 800449a:	f7ff ff8f 	bl	80043bc <send_cmd>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	f040 80a5 	bne.w	80045f0 <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 80044a6:	4b61      	ldr	r3, [pc, #388]	; (800462c <disk_initialize+0x1cc>)
 80044a8:	2264      	movs	r2, #100	; 0x64
 80044aa:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 80044ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80044b0:	2048      	movs	r0, #72	; 0x48
 80044b2:	f7ff ff83 	bl	80043bc <send_cmd>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d158      	bne.n	800456e <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
 80044c0:	e00c      	b.n	80044dc <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 80044c2:	7bfc      	ldrb	r4, [r7, #15]
 80044c4:	f7ff fe4e 	bl	8004164 <rcvr_spi>
 80044c8:	4603      	mov	r3, r0
 80044ca:	461a      	mov	r2, r3
 80044cc:	f107 0310 	add.w	r3, r7, #16
 80044d0:	4423      	add	r3, r4
 80044d2:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
 80044d8:	3301      	adds	r3, #1
 80044da:	73fb      	strb	r3, [r7, #15]
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	2b03      	cmp	r3, #3
 80044e0:	d9ef      	bls.n	80044c2 <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 80044e2:	7abb      	ldrb	r3, [r7, #10]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	f040 8083 	bne.w	80045f0 <disk_initialize+0x190>
 80044ea:	7afb      	ldrb	r3, [r7, #11]
 80044ec:	2baa      	cmp	r3, #170	; 0xaa
 80044ee:	d17f      	bne.n	80045f0 <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 80044f0:	2100      	movs	r1, #0
 80044f2:	2077      	movs	r0, #119	; 0x77
 80044f4:	f7ff ff62 	bl	80043bc <send_cmd>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d807      	bhi.n	800450e <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 80044fe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004502:	2069      	movs	r0, #105	; 0x69
 8004504:	f7ff ff5a 	bl	80043bc <send_cmd>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 800450e:	4b47      	ldr	r3, [pc, #284]	; (800462c <disk_initialize+0x1cc>)
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1eb      	bne.n	80044f0 <disk_initialize+0x90>
 8004518:	e000      	b.n	800451c <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 800451a:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 800451c:	4b43      	ldr	r3, [pc, #268]	; (800462c <disk_initialize+0x1cc>)
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d064      	beq.n	80045f0 <disk_initialize+0x190>
 8004526:	2100      	movs	r1, #0
 8004528:	207a      	movs	r0, #122	; 0x7a
 800452a:	f7ff ff47 	bl	80043bc <send_cmd>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d15d      	bne.n	80045f0 <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 8004534:	2300      	movs	r3, #0
 8004536:	73fb      	strb	r3, [r7, #15]
 8004538:	e00c      	b.n	8004554 <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 800453a:	7bfc      	ldrb	r4, [r7, #15]
 800453c:	f7ff fe12 	bl	8004164 <rcvr_spi>
 8004540:	4603      	mov	r3, r0
 8004542:	461a      	mov	r2, r3
 8004544:	f107 0310 	add.w	r3, r7, #16
 8004548:	4423      	add	r3, r4
 800454a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	3301      	adds	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	2b03      	cmp	r3, #3
 8004558:	d9ef      	bls.n	800453a <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 800455a:	7a3b      	ldrb	r3, [r7, #8]
 800455c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <disk_initialize+0x108>
 8004564:	2306      	movs	r3, #6
 8004566:	e000      	b.n	800456a <disk_initialize+0x10a>
 8004568:	2302      	movs	r3, #2
 800456a:	73bb      	strb	r3, [r7, #14]
 800456c:	e040      	b.n	80045f0 <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800456e:	2100      	movs	r1, #0
 8004570:	2077      	movs	r0, #119	; 0x77
 8004572:	f7ff ff23 	bl	80043bc <send_cmd>
 8004576:	4603      	mov	r3, r0
 8004578:	2b01      	cmp	r3, #1
 800457a:	d808      	bhi.n	800458e <disk_initialize+0x12e>
 800457c:	2100      	movs	r1, #0
 800457e:	2069      	movs	r0, #105	; 0x69
 8004580:	f7ff ff1c 	bl	80043bc <send_cmd>
 8004584:	4603      	mov	r3, r0
 8004586:	2b01      	cmp	r3, #1
 8004588:	d801      	bhi.n	800458e <disk_initialize+0x12e>
 800458a:	2302      	movs	r3, #2
 800458c:	e000      	b.n	8004590 <disk_initialize+0x130>
 800458e:	2301      	movs	r3, #1
 8004590:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 8004592:	7bbb      	ldrb	r3, [r7, #14]
 8004594:	2b02      	cmp	r3, #2
 8004596:	d10e      	bne.n	80045b6 <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 8004598:	2100      	movs	r1, #0
 800459a:	2077      	movs	r0, #119	; 0x77
 800459c:	f7ff ff0e 	bl	80043bc <send_cmd>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d80e      	bhi.n	80045c4 <disk_initialize+0x164>
 80045a6:	2100      	movs	r1, #0
 80045a8:	2069      	movs	r0, #105	; 0x69
 80045aa:	f7ff ff07 	bl	80043bc <send_cmd>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d107      	bne.n	80045c4 <disk_initialize+0x164>
						break; /* ACMD41 */
 80045b4:	e00d      	b.n	80045d2 <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 80045b6:	2100      	movs	r1, #0
 80045b8:	2041      	movs	r0, #65	; 0x41
 80045ba:	f7ff feff 	bl	80043bc <send_cmd>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 80045c4:	4b19      	ldr	r3, [pc, #100]	; (800462c <disk_initialize+0x1cc>)
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1e1      	bne.n	8004592 <disk_initialize+0x132>
 80045ce:	e000      	b.n	80045d2 <disk_initialize+0x172>
						break; /* CMD1 */
 80045d0:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 80045d2:	4b16      	ldr	r3, [pc, #88]	; (800462c <disk_initialize+0x1cc>)
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d007      	beq.n	80045ec <disk_initialize+0x18c>
 80045dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80045e0:	2050      	movs	r0, #80	; 0x50
 80045e2:	f7ff feeb 	bl	80043bc <send_cmd>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <disk_initialize+0x190>
				ty = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 80045f0:	4a0f      	ldr	r2, [pc, #60]	; (8004630 <disk_initialize+0x1d0>)
 80045f2:	7bbb      	ldrb	r3, [r7, #14]
 80045f4:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 80045f6:	f7ff fd94 	bl	8004122 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80045fa:	f7ff fdb3 	bl	8004164 <rcvr_spi>

	if (ty) /* Initialization succeded */
 80045fe:	7bbb      	ldrb	r3, [r7, #14]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d008      	beq.n	8004616 <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 8004604:	4b08      	ldr	r3, [pc, #32]	; (8004628 <disk_initialize+0x1c8>)
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	b2db      	uxtb	r3, r3
 800460a:	f023 0301 	bic.w	r3, r3, #1
 800460e:	b2da      	uxtb	r2, r3
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <disk_initialize+0x1c8>)
 8004612:	701a      	strb	r2, [r3, #0]
 8004614:	e001      	b.n	800461a <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 8004616:	f7ff fe3b 	bl	8004290 <power_off>

	return Stat;
 800461a:	4b03      	ldr	r3, [pc, #12]	; (8004628 <disk_initialize+0x1c8>)
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	b2db      	uxtb	r3, r3
}
 8004620:	4618      	mov	r0, r3
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	bd90      	pop	{r4, r7, pc}
 8004628:	20000058 	.word	0x20000058
 800462c:	20000488 	.word	0x20000488
 8004630:	2000048a 	.word	0x2000048a

08004634 <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	71fb      	strb	r3, [r7, #7]
	if (drv)
 800463e:	79fb      	ldrb	r3, [r7, #7]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8004644:	2301      	movs	r3, #1
 8004646:	e002      	b.n	800464e <disk_status+0x1a>
	return Stat;
 8004648:	4b04      	ldr	r3, [pc, #16]	; (800465c <disk_status+0x28>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	b2db      	uxtb	r3, r3
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	20000058 	.word	0x20000058

08004660 <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	603b      	str	r3, [r7, #0]
 800466c:	4603      	mov	r3, r0
 800466e:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d102      	bne.n	800467c <disk_read+0x1c>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <disk_read+0x20>
		return RES_PARERR;
 800467c:	2304      	movs	r3, #4
 800467e:	e051      	b.n	8004724 <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 8004680:	4b2a      	ldr	r3, [pc, #168]	; (800472c <disk_read+0xcc>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	b2db      	uxtb	r3, r3
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <disk_read+0x32>
		return RES_NOTRDY;
 800468e:	2303      	movs	r3, #3
 8004690:	e048      	b.n	8004724 <disk_read+0xc4>

	if (!(CardType & 4))
 8004692:	4b27      	ldr	r3, [pc, #156]	; (8004730 <disk_read+0xd0>)
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	f003 0304 	and.w	r3, r3, #4
 800469a:	2b00      	cmp	r3, #0
 800469c:	d102      	bne.n	80046a4 <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	025b      	lsls	r3, r3, #9
 80046a2:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 80046a4:	f7ff fd36 	bl	8004114 <SELECT>

	if (count == 1) { /* Single block read */
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d111      	bne.n	80046d2 <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	2051      	movs	r0, #81	; 0x51
 80046b2:	f7ff fe83 	bl	80043bc <send_cmd>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d129      	bne.n	8004710 <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 80046bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046c0:	68b8      	ldr	r0, [r7, #8]
 80046c2:	f7ff fdf1 	bl	80042a8 <rcvr_datablock>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d021      	beq.n	8004710 <disk_read+0xb0>
			count = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	e01e      	b.n	8004710 <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 80046d2:	6879      	ldr	r1, [r7, #4]
 80046d4:	2052      	movs	r0, #82	; 0x52
 80046d6:	f7ff fe71 	bl	80043bc <send_cmd>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d117      	bne.n	8004710 <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 80046e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046e4:	68b8      	ldr	r0, [r7, #8]
 80046e6:	f7ff fddf 	bl	80042a8 <rcvr_datablock>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <disk_read+0xa6>
					break;
				buff += 512;
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80046f6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	603b      	str	r3, [r7, #0]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1ed      	bne.n	80046e0 <disk_read+0x80>
 8004704:	e000      	b.n	8004708 <disk_read+0xa8>
					break;
 8004706:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 8004708:	2100      	movs	r1, #0
 800470a:	204c      	movs	r0, #76	; 0x4c
 800470c:	f7ff fe56 	bl	80043bc <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 8004710:	f7ff fd07 	bl	8004122 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8004714:	f7ff fd26 	bl	8004164 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	bf14      	ite	ne
 800471e:	2301      	movne	r3, #1
 8004720:	2300      	moveq	r3, #0
 8004722:	b2db      	uxtb	r3, r3
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	20000058 	.word	0x20000058
 8004730:	2000048a 	.word	0x2000048a

08004734 <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	60b9      	str	r1, [r7, #8]
 800473c:	607a      	str	r2, [r7, #4]
 800473e:	603b      	str	r3, [r7, #0]
 8004740:	4603      	mov	r3, r0
 8004742:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8004744:	7bfb      	ldrb	r3, [r7, #15]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d102      	bne.n	8004750 <disk_write+0x1c>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <disk_write+0x20>
		return RES_PARERR;
 8004750:	2304      	movs	r3, #4
 8004752:	e06b      	b.n	800482c <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 8004754:	4b37      	ldr	r3, [pc, #220]	; (8004834 <disk_write+0x100>)
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <disk_write+0x32>
		return RES_NOTRDY;
 8004762:	2303      	movs	r3, #3
 8004764:	e062      	b.n	800482c <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 8004766:	4b33      	ldr	r3, [pc, #204]	; (8004834 <disk_write+0x100>)
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	b2db      	uxtb	r3, r3
 800476c:	f003 0304 	and.w	r3, r3, #4
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <disk_write+0x44>
		return RES_WRPRT;
 8004774:	2302      	movs	r3, #2
 8004776:	e059      	b.n	800482c <disk_write+0xf8>

	if (!(CardType & 4))
 8004778:	4b2f      	ldr	r3, [pc, #188]	; (8004838 <disk_write+0x104>)
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b00      	cmp	r3, #0
 8004782:	d102      	bne.n	800478a <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	025b      	lsls	r3, r3, #9
 8004788:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 800478a:	f7ff fcc3 	bl	8004114 <SELECT>

	if (count == 1) { /* Single block write */
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d110      	bne.n	80047b6 <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	2058      	movs	r0, #88	; 0x58
 8004798:	f7ff fe10 	bl	80043bc <send_cmd>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d13a      	bne.n	8004818 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 80047a2:	21fe      	movs	r1, #254	; 0xfe
 80047a4:	68b8      	ldr	r0, [r7, #8]
 80047a6:	f7ff fdb5 	bl	8004314 <xmit_datablock>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d033      	beq.n	8004818 <disk_write+0xe4>
			count = 0;
 80047b0:	2300      	movs	r3, #0
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	e030      	b.n	8004818 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 80047b6:	4b20      	ldr	r3, [pc, #128]	; (8004838 <disk_write+0x104>)
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d007      	beq.n	80047d2 <disk_write+0x9e>
			send_cmd(CMD55, 0);
 80047c2:	2100      	movs	r1, #0
 80047c4:	2077      	movs	r0, #119	; 0x77
 80047c6:	f7ff fdf9 	bl	80043bc <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 80047ca:	6839      	ldr	r1, [r7, #0]
 80047cc:	2057      	movs	r0, #87	; 0x57
 80047ce:	f7ff fdf5 	bl	80043bc <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	2059      	movs	r0, #89	; 0x59
 80047d6:	f7ff fdf1 	bl	80043bc <send_cmd>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d11b      	bne.n	8004818 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 80047e0:	21fc      	movs	r1, #252	; 0xfc
 80047e2:	68b8      	ldr	r0, [r7, #8]
 80047e4:	f7ff fd96 	bl	8004314 <xmit_datablock>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <disk_write+0xd0>
					break;
				buff += 512;
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80047f4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	603b      	str	r3, [r7, #0]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1ee      	bne.n	80047e0 <disk_write+0xac>
 8004802:	e000      	b.n	8004806 <disk_write+0xd2>
					break;
 8004804:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 8004806:	21fd      	movs	r1, #253	; 0xfd
 8004808:	2000      	movs	r0, #0
 800480a:	f7ff fd83 	bl	8004314 <xmit_datablock>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d101      	bne.n	8004818 <disk_write+0xe4>
				count = 1;
 8004814:	2301      	movs	r3, #1
 8004816:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8004818:	f7ff fc83 	bl	8004122 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 800481c:	f7ff fca2 	bl	8004164 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	bf14      	ite	ne
 8004826:	2301      	movne	r3, #1
 8004828:	2300      	moveq	r3, #0
 800482a:	b2db      	uxtb	r3, r3
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	20000058 	.word	0x20000058
 8004838:	2000048a 	.word	0x2000048a

0800483c <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 8004842:	4b0f      	ldr	r3, [pc, #60]	; (8004880 <disk_timerproc+0x44>)
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	71fb      	strb	r3, [r7, #7]
	if (n)
 8004848:	79fb      	ldrb	r3, [r7, #7]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <disk_timerproc+0x1e>
		Timer1 = --n;
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	3b01      	subs	r3, #1
 8004852:	71fb      	strb	r3, [r7, #7]
 8004854:	4a0a      	ldr	r2, [pc, #40]	; (8004880 <disk_timerproc+0x44>)
 8004856:	79fb      	ldrb	r3, [r7, #7]
 8004858:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 800485a:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <disk_timerproc+0x48>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	71fb      	strb	r3, [r7, #7]
	if (n)
 8004860:	79fb      	ldrb	r3, [r7, #7]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d005      	beq.n	8004872 <disk_timerproc+0x36>
		Timer2 = --n;
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	3b01      	subs	r3, #1
 800486a:	71fb      	strb	r3, [r7, #7]
 800486c:	4a05      	ldr	r2, [pc, #20]	; (8004884 <disk_timerproc+0x48>)
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	7013      	strb	r3, [r2, #0]

}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	20000488 	.word	0x20000488
 8004884:	20000489 	.word	0x20000489

08004888 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
	++sdcard_timer;
 800488c:	4b09      	ldr	r3, [pc, #36]	; (80048b4 <sdcard_systick_timerproc+0x2c>)
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	b29b      	uxth	r3, r3
 8004892:	3301      	adds	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	4b07      	ldr	r3, [pc, #28]	; (80048b4 <sdcard_systick_timerproc+0x2c>)
 8004898:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 800489a:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <sdcard_systick_timerproc+0x2c>)
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b09      	cmp	r3, #9
 80048a2:	d904      	bls.n	80048ae <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 80048a4:	4b03      	ldr	r3, [pc, #12]	; (80048b4 <sdcard_systick_timerproc+0x2c>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 80048aa:	f7ff ffc7 	bl	800483c <disk_timerproc>
	}
}
 80048ae:	bf00      	nop
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000c6c 	.word	0x20000c6c

080048b8 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	3301      	adds	r3, #1
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80048c8:	89fb      	ldrh	r3, [r7, #14]
 80048ca:	021b      	lsls	r3, r3, #8
 80048cc:	b21a      	sxth	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	b21b      	sxth	r3, r3
 80048d4:	4313      	orrs	r3, r2
 80048d6:	b21b      	sxth	r3, r3
 80048d8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80048da:	89fb      	ldrh	r3, [r7, #14]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3303      	adds	r3, #3
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	3202      	adds	r2, #2
 8004900:	7812      	ldrb	r2, [r2, #0]
 8004902:	4313      	orrs	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	021b      	lsls	r3, r3, #8
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	3201      	adds	r2, #1
 800490e:	7812      	ldrb	r2, [r2, #0]
 8004910:	4313      	orrs	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	021b      	lsls	r3, r3, #8
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	7812      	ldrb	r2, [r2, #0]
 800491c:	4313      	orrs	r3, r2
 800491e:	60fb      	str	r3, [r7, #12]
	return rv;
 8004920:	68fb      	ldr	r3, [r7, #12]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <mem_cmp>:
}


/* Compare memory block */
static int mem_cmp (const void* dst, const void* src, UINT cnt)	/* ZR:same, NZ:different */
{
 800492e:	b480      	push	{r7}
 8004930:	b089      	sub	sp, #36	; 0x24
 8004932:	af00      	add	r7, sp, #0
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	61fb      	str	r3, [r7, #28]
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	61fa      	str	r2, [r7, #28]
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	4619      	mov	r1, r3
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	61ba      	str	r2, [r7, #24]
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	1acb      	subs	r3, r1, r3
 800495a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3b01      	subs	r3, #1
 8004960:	607b      	str	r3, [r7, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <mem_cmp+0x40>
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d0eb      	beq.n	8004946 <mem_cmp+0x18>

	return r;
 800496e:	697b      	ldr	r3, [r7, #20]
}
 8004970:	4618      	mov	r0, r3
 8004972:	3724      	adds	r7, #36	; 0x24
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8004984:	2300      	movs	r3, #0
 8004986:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty */
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	78db      	ldrb	r3, [r3, #3]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d02c      	beq.n	80049ea <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write back the window */
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	7858      	ldrb	r0, [r3, #1]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800499e:	2301      	movs	r3, #1
 80049a0:	f7ff fec8 	bl	8004734 <disk_write>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d11d      	bne.n	80049e6 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	1ad2      	subs	r2, r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d213      	bcs.n	80049ea <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	789b      	ldrb	r3, [r3, #2]
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d10f      	bne.n	80049ea <sync_window+0x6e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	7858      	ldrb	r0, [r3, #1]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	441a      	add	r2, r3
 80049de:	2301      	movs	r3, #1
 80049e0:	f7ff fea8 	bl	8004734 <disk_write>
 80049e4:	e001      	b.n	80049ea <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,			/* Filesystem object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80049fe:	2300      	movs	r3, #0
 8004a00:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d01b      	beq.n	8004a44 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff ffb5 	bl	800497c <sync_window>
 8004a12:	4603      	mov	r3, r0
 8004a14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004a16:	7bfb      	ldrb	r3, [r7, #15]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d113      	bne.n	8004a44 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sector, 1) != RES_OK) {
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	7858      	ldrb	r0, [r3, #1]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004a26:	2301      	movs	r3, #1
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	f7ff fe19 	bl	8004660 <disk_read>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d004      	beq.n	8004a3e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if read data is not valid */
 8004a34:	f04f 33ff 	mov.w	r3, #4294967295
 8004a38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8004a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b089      	sub	sp, #36	; 0x24
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i, vol = -1;
 8004a56:	f04f 33ff 	mov.w	r3, #4294967295
 8004a5a:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	613b      	str	r3, [r7, #16]
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <get_ldnumber+0x22>
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	e02d      	b.n	8004acc <get_ldnumber+0x7e>
	do tc = *tt++; while ((UINT)tc >= (FF_USE_LFN ? ' ' : '!') && tc != ':');	/* Find a colon in the path */
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	1c5a      	adds	r2, r3, #1
 8004a74:	61fa      	str	r2, [r7, #28]
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	73fb      	strb	r3, [r7, #15]
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d902      	bls.n	8004a86 <get_ldnumber+0x38>
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	2b3a      	cmp	r3, #58	; 0x3a
 8004a84:	d1f4      	bne.n	8004a70 <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8004a86:	7bfb      	ldrb	r3, [r7, #15]
 8004a88:	2b3a      	cmp	r3, #58	; 0x3a
 8004a8a:	d11c      	bne.n	8004ac6 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	2b2f      	cmp	r3, #47	; 0x2f
 8004a96:	d90c      	bls.n	8004ab2 <get_ldnumber+0x64>
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	2b39      	cmp	r3, #57	; 0x39
 8004a9e:	d808      	bhi.n	8004ab2 <get_ldnumber+0x64>
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	3302      	adds	r3, #2
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d103      	bne.n	8004ab2 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	3b30      	subs	r3, #48	; 0x30
 8004ab0:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	dc04      	bgt.n	8004ac2 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	601a      	str	r2, [r3, #0]
		}
		return vol;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	e002      	b.n	8004acc <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 8004aca:	697b      	ldr	r3, [r7, #20]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3724      	adds	r7, #36	; 0x24
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <check_fs>:

static BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	DWORD sect			/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	70da      	strb	r2, [r3, #3]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f04f 32ff 	mov.w	r2, #4294967295
 8004aee:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8004af0:	6839      	ldr	r1, [r7, #0]
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff ff7e 	bl	80049f4 <move_window>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <check_fs+0x2a>
 8004afe:	2304      	movs	r3, #4
 8004b00:	e038      	b.n	8004b74 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always here regardless of the sector size) */
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3330      	adds	r3, #48	; 0x30
 8004b06:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7ff fed4 	bl	80048b8 <ld_word>
 8004b10:	4603      	mov	r3, r0
 8004b12:	461a      	mov	r2, r3
 8004b14:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <check_fs+0x48>
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e029      	b.n	8004b74 <check_fs+0x9c>

#if FF_FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* Check if exFAT VBR */
#endif
	if (fs->win[BS_JmpBoot] == 0xE9 || fs->win[BS_JmpBoot] == 0xEB || fs->win[BS_JmpBoot] == 0xE8) {	/* Valid JumpBoot code? */
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b26:	2be9      	cmp	r3, #233	; 0xe9
 8004b28:	d009      	beq.n	8004b3e <check_fs+0x66>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b30:	2beb      	cmp	r3, #235	; 0xeb
 8004b32:	d004      	beq.n	8004b3e <check_fs+0x66>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b3a:	2be8      	cmp	r3, #232	; 0xe8
 8004b3c:	d119      	bne.n	8004b72 <check_fs+0x9a>
		if (!mem_cmp(fs->win + BS_FilSysType, "FAT", 3)) return 0;		/* Is it an FAT VBR? */
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3330      	adds	r3, #48	; 0x30
 8004b42:	3336      	adds	r3, #54	; 0x36
 8004b44:	2203      	movs	r2, #3
 8004b46:	490d      	ldr	r1, [pc, #52]	; (8004b7c <check_fs+0xa4>)
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff fef0 	bl	800492e <mem_cmp>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <check_fs+0x80>
 8004b54:	2300      	movs	r3, #0
 8004b56:	e00d      	b.n	8004b74 <check_fs+0x9c>
		if (!mem_cmp(fs->win + BS_FilSysType32, "FAT32", 5)) return 0;	/* Is it an FAT32 VBR? */
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3330      	adds	r3, #48	; 0x30
 8004b5c:	3352      	adds	r3, #82	; 0x52
 8004b5e:	2205      	movs	r2, #5
 8004b60:	4907      	ldr	r1, [pc, #28]	; (8004b80 <check_fs+0xa8>)
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff fee3 	bl	800492e <mem_cmp>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <check_fs+0x9a>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	e000      	b.n	8004b74 <check_fs+0x9c>
	}
	return 2;	/* Valid BS but not FAT */
 8004b72:	2302      	movs	r3, #2
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3708      	adds	r7, #8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	0800c460 	.word	0x0800c460
 8004b80:	0800c464 	.word	0x0800c464

08004b84 <find_volume>:
static FRESULT find_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b096      	sub	sp, #88	; 0x58
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f7ff ff58 	bl	8004a4e <get_ldnumber>
 8004b9e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8004ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	da01      	bge.n	8004baa <find_volume+0x26>
 8004ba6:	230b      	movs	r3, #11
 8004ba8:	e238      	b.n	800501c <find_volume+0x498>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 8004baa:	4aa8      	ldr	r2, [pc, #672]	; (8004e4c <find_volume+0x2c8>)
 8004bac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 8004bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <find_volume+0x3a>
 8004bba:	230c      	movs	r3, #12
 8004bbc:	e22e      	b.n	800501c <find_volume+0x498>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bc2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8004bc4:	79fb      	ldrb	r3, [r7, #7]
 8004bc6:	f023 0301 	bic.w	r3, r3, #1
 8004bca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 8004bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d01a      	beq.n	8004c0a <find_volume+0x86>
		stat = disk_status(fs->pdrv);
 8004bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd6:	785b      	ldrb	r3, [r3, #1]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7ff fd2b 	bl	8004634 <disk_status>
 8004bde:	4603      	mov	r3, r0
 8004be0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004be4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10c      	bne.n	8004c0a <find_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d007      	beq.n	8004c06 <find_volume+0x82>
 8004bf6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8004c02:	230a      	movs	r3, #10
 8004c04:	e20a      	b.n	800501c <find_volume+0x498>
			}
			return FR_OK;				/* The filesystem object is valid */
 8004c06:	2300      	movs	r3, #0
 8004c08:	e208      	b.n	800501c <find_volume+0x498>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 8004c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004c10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c12:	b2da      	uxtb	r2, r3
 8004c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c16:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 8004c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c1a:	785b      	ldrb	r3, [r3, #1]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7ff fc1f 	bl	8004460 <disk_initialize>
 8004c22:	4603      	mov	r3, r0
 8004c24:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8004c28:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004c34:	2303      	movs	r3, #3
 8004c36:	e1f1      	b.n	800501c <find_volume+0x498>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d007      	beq.n	8004c4e <find_volume+0xca>
 8004c3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8004c4a:	230a      	movs	r3, #10
 8004c4c:	e1e6      	b.n	800501c <find_volume+0x498>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK (MBR) and SFD (w/o partition). */
	bsect = 0;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8004c52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004c54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004c56:	f7ff ff3f 	bl	8004ad8 <check_fs>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8004c60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d14b      	bne.n	8004d00 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8004c68:	2300      	movs	r3, #0
 8004c6a:	643b      	str	r3, [r7, #64]	; 0x40
 8004c6c:	e01f      	b.n	8004cae <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8004c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c70:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8004c7c:	4413      	add	r3, r2
 8004c7e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8004c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c82:	3304      	adds	r3, #4
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d006      	beq.n	8004c98 <find_volume+0x114>
 8004c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8c:	3308      	adds	r3, #8
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7ff fe2a 	bl	80048e8 <ld_dword>
 8004c94:	4602      	mov	r2, r0
 8004c96:	e000      	b.n	8004c9a <find_volume+0x116>
 8004c98:	2200      	movs	r2, #0
 8004c9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8004ca2:	440b      	add	r3, r1
 8004ca4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8004ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004caa:	3301      	adds	r3, #1
 8004cac:	643b      	str	r3, [r7, #64]	; 0x40
 8004cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cb0:	2b03      	cmp	r3, #3
 8004cb2:	d9dc      	bls.n	8004c6e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i != 0) i--;
 8004cb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <find_volume+0x140>
 8004cbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8004cc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8004ccc:	4413      	add	r3, r2
 8004cce:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004cd2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d005      	beq.n	8004ce6 <find_volume+0x162>
 8004cda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004cdc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004cde:	f7ff fefb 	bl	8004ad8 <check_fs>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	e000      	b.n	8004ce8 <find_volume+0x164>
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004cec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d905      	bls.n	8004d00 <find_volume+0x17c>
 8004cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	643b      	str	r3, [r7, #64]	; 0x40
 8004cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cfc:	2b03      	cmp	r3, #3
 8004cfe:	d9e1      	bls.n	8004cc4 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004d00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d101      	bne.n	8004d0c <find_volume+0x188>
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e187      	b.n	800501c <find_volume+0x498>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8004d0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d901      	bls.n	8004d18 <find_volume+0x194>
 8004d14:	230d      	movs	r3, #13
 8004d16:	e181      	b.n	800501c <find_volume+0x498>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d1a:	3330      	adds	r3, #48	; 0x30
 8004d1c:	330b      	adds	r3, #11
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7ff fdca 	bl	80048b8 <ld_word>
 8004d24:	4603      	mov	r3, r0
 8004d26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d2a:	d001      	beq.n	8004d30 <find_volume+0x1ac>
 8004d2c:	230d      	movs	r3, #13
 8004d2e:	e175      	b.n	800501c <find_volume+0x498>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8004d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d32:	3330      	adds	r3, #48	; 0x30
 8004d34:	3316      	adds	r3, #22
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff fdbe 	bl	80048b8 <ld_word>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8004d40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d106      	bne.n	8004d54 <find_volume+0x1d0>
 8004d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d48:	3330      	adds	r3, #48	; 0x30
 8004d4a:	3324      	adds	r3, #36	; 0x24
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff fdcb 	bl	80048e8 <ld_dword>
 8004d52:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8004d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d58:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8004d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d5c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8004d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d62:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8004d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d66:	789b      	ldrb	r3, [r3, #2]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d005      	beq.n	8004d78 <find_volume+0x1f4>
 8004d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d6e:	789b      	ldrb	r3, [r3, #2]
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d001      	beq.n	8004d78 <find_volume+0x1f4>
 8004d74:	230d      	movs	r3, #13
 8004d76:	e151      	b.n	800501c <find_volume+0x498>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8004d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d7a:	789b      	ldrb	r3, [r3, #2]
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d80:	fb02 f303 	mul.w	r3, r2, r3
 8004d84:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8004d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d90:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8004d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d94:	895b      	ldrh	r3, [r3, #10]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d008      	beq.n	8004dac <find_volume+0x228>
 8004d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d9c:	895b      	ldrh	r3, [r3, #10]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da2:	895b      	ldrh	r3, [r3, #10]
 8004da4:	3b01      	subs	r3, #1
 8004da6:	4013      	ands	r3, r2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <find_volume+0x22c>
 8004dac:	230d      	movs	r3, #13
 8004dae:	e135      	b.n	800501c <find_volume+0x498>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db2:	3330      	adds	r3, #48	; 0x30
 8004db4:	3311      	adds	r3, #17
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7ff fd7e 	bl	80048b8 <ld_word>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8004dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc6:	891b      	ldrh	r3, [r3, #8]
 8004dc8:	f003 030f 	and.w	r3, r3, #15
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <find_volume+0x252>
 8004dd2:	230d      	movs	r3, #13
 8004dd4:	e122      	b.n	800501c <find_volume+0x498>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8004dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dd8:	3330      	adds	r3, #48	; 0x30
 8004dda:	3313      	adds	r3, #19
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7ff fd6b 	bl	80048b8 <ld_word>
 8004de2:	4603      	mov	r3, r0
 8004de4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8004de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d106      	bne.n	8004dfa <find_volume+0x276>
 8004dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dee:	3330      	adds	r3, #48	; 0x30
 8004df0:	3320      	adds	r3, #32
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7ff fd78 	bl	80048e8 <ld_dword>
 8004df8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8004dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dfc:	3330      	adds	r3, #48	; 0x30
 8004dfe:	330e      	adds	r3, #14
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7ff fd59 	bl	80048b8 <ld_word>
 8004e06:	4603      	mov	r3, r0
 8004e08:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8004e0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <find_volume+0x290>
 8004e10:	230d      	movs	r3, #13
 8004e12:	e103      	b.n	800501c <find_volume+0x498>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8004e14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e18:	4413      	add	r3, r2
 8004e1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e1c:	8912      	ldrh	r2, [r2, #8]
 8004e1e:	0912      	lsrs	r2, r2, #4
 8004e20:	b292      	uxth	r2, r2
 8004e22:	4413      	add	r3, r2
 8004e24:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8004e26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d201      	bcs.n	8004e32 <find_volume+0x2ae>
 8004e2e:	230d      	movs	r3, #13
 8004e30:	e0f4      	b.n	800501c <find_volume+0x498>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8004e32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e3a:	8952      	ldrh	r2, [r2, #10]
 8004e3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e40:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d103      	bne.n	8004e50 <find_volume+0x2cc>
 8004e48:	230d      	movs	r3, #13
 8004e4a:	e0e7      	b.n	800501c <find_volume+0x498>
 8004e4c:	2000048c 	.word	0x2000048c
		fmt = 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8004e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e58:	4a72      	ldr	r2, [pc, #456]	; (8005024 <find_volume+0x4a0>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d802      	bhi.n	8004e64 <find_volume+0x2e0>
 8004e5e:	2303      	movs	r3, #3
 8004e60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d802      	bhi.n	8004e74 <find_volume+0x2f0>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8004e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e76:	f640 72f5 	movw	r2, #4085	; 0xff5
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d802      	bhi.n	8004e84 <find_volume+0x300>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (fmt == 0) return FR_NO_FILESYSTEM;
 8004e84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <find_volume+0x30c>
 8004e8c:	230d      	movs	r3, #13
 8004e8e:	e0c5      	b.n	800501c <find_volume+0x498>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8004e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e92:	1c9a      	adds	r2, r3, #2
 8004e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e96:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8004e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e9a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004e9c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004e9e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004ea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ea2:	441a      	add	r2, r3
 8004ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8004ea8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eac:	441a      	add	r2, r3
 8004eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb0:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8004eb2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d11e      	bne.n	8004ef8 <find_volume+0x374>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8004eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ebc:	3330      	adds	r3, #48	; 0x30
 8004ebe:	332a      	adds	r3, #42	; 0x2a
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7ff fcf9 	bl	80048b8 <ld_word>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <find_volume+0x34c>
 8004ecc:	230d      	movs	r3, #13
 8004ece:	e0a5      	b.n	800501c <find_volume+0x498>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8004ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed2:	891b      	ldrh	r3, [r3, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <find_volume+0x358>
 8004ed8:	230d      	movs	r3, #13
 8004eda:	e09f      	b.n	800501c <find_volume+0x498>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8004edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ede:	3330      	adds	r3, #48	; 0x30
 8004ee0:	332c      	adds	r3, #44	; 0x2c
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff fd00 	bl	80048e8 <ld_dword>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eec:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8004eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ef6:	e01f      	b.n	8004f38 <find_volume+0x3b4>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8004ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004efa:	891b      	ldrh	r3, [r3, #8]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <find_volume+0x380>
 8004f00:	230d      	movs	r3, #13
 8004f02:	e08b      	b.n	800501c <find_volume+0x498>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f06:	6a1a      	ldr	r2, [r3, #32]
 8004f08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f0a:	441a      	add	r2, r3
 8004f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004f10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d103      	bne.n	8004f20 <find_volume+0x39c>
 8004f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	005b      	lsls	r3, r3, #1
 8004f1e:	e00a      	b.n	8004f36 <find_volume+0x3b2>
 8004f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f22:	695a      	ldr	r2, [r3, #20]
 8004f24:	4613      	mov	r3, r2
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	4413      	add	r3, r2
 8004f2a:	085a      	lsrs	r2, r3, #1
 8004f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8004f36:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8004f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f3a:	699a      	ldr	r2, [r3, #24]
 8004f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f3e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004f42:	0a5b      	lsrs	r3, r3, #9
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d201      	bcs.n	8004f4c <find_volume+0x3c8>
 8004f48:	230d      	movs	r3, #13
 8004f4a:	e067      	b.n	800501c <find_volume+0x498>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8004f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f52:	611a      	str	r2, [r3, #16]
 8004f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f5a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8004f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f5e:	2280      	movs	r2, #128	; 0x80
 8004f60:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 8004f62:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004f66:	2b03      	cmp	r3, #3
 8004f68:	d149      	bne.n	8004ffe <find_volume+0x47a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8004f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f6c:	3330      	adds	r3, #48	; 0x30
 8004f6e:	3330      	adds	r3, #48	; 0x30
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fca1 	bl	80048b8 <ld_word>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d140      	bne.n	8004ffe <find_volume+0x47a>
			&& move_window(fs, bsect + 1) == FR_OK)
 8004f7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f7e:	3301      	adds	r3, #1
 8004f80:	4619      	mov	r1, r3
 8004f82:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004f84:	f7ff fd36 	bl	80049f4 <move_window>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d137      	bne.n	8004ffe <find_volume+0x47a>
		{
			fs->fsi_flag = 0;
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f90:	2200      	movs	r2, #0
 8004f92:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 8004f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f96:	3330      	adds	r3, #48	; 0x30
 8004f98:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff fc8b 	bl	80048b8 <ld_word>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d127      	bne.n	8004ffe <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8004fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb0:	3330      	adds	r3, #48	; 0x30
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff fc98 	bl	80048e8 <ld_dword>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	4b1b      	ldr	r3, [pc, #108]	; (8005028 <find_volume+0x4a4>)
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d11e      	bne.n	8004ffe <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8004fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc2:	3330      	adds	r3, #48	; 0x30
 8004fc4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7ff fc8d 	bl	80048e8 <ld_dword>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	4b16      	ldr	r3, [pc, #88]	; (800502c <find_volume+0x4a8>)
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d113      	bne.n	8004ffe <find_volume+0x47a>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8004fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd8:	3330      	adds	r3, #48	; 0x30
 8004fda:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7ff fc82 	bl	80048e8 <ld_dword>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe8:	611a      	str	r2, [r3, #16]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8004fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fec:	3330      	adds	r3, #48	; 0x30
 8004fee:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff fc78 	bl	80048e8 <ld_dword>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ffc:	60da      	str	r2, [r3, #12]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8004ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005000:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005004:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 8005006:	4b0a      	ldr	r3, [pc, #40]	; (8005030 <find_volume+0x4ac>)
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	3301      	adds	r3, #1
 800500c:	b29a      	uxth	r2, r3
 800500e:	4b08      	ldr	r3, [pc, #32]	; (8005030 <find_volume+0x4ac>)
 8005010:	801a      	strh	r2, [r3, #0]
 8005012:	4b07      	ldr	r3, [pc, #28]	; (8005030 <find_volume+0x4ac>)
 8005014:	881a      	ldrh	r2, [r3, #0]
 8005016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005018:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3758      	adds	r7, #88	; 0x58
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	0ffffff5 	.word	0x0ffffff5
 8005028:	41615252 	.word	0x41615252
 800502c:	61417272 	.word	0x61417272
 8005030:	20000490 	.word	0x20000490

08005034 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	4613      	mov	r3, r2
 8005040:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8005046:	f107 0310 	add.w	r3, r7, #16
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff fcff 	bl	8004a4e <get_ldnumber>
 8005050:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2b00      	cmp	r3, #0
 8005056:	da01      	bge.n	800505c <f_mount+0x28>
 8005058:	230b      	movs	r3, #11
 800505a:	e025      	b.n	80050a8 <f_mount+0x74>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800505c:	4a14      	ldr	r2, [pc, #80]	; (80050b0 <f_mount+0x7c>)
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005064:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if FF_FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	2200      	movs	r2, #0
 8005070:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d002      	beq.n	800507e <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	701a      	strb	r2, [r3, #0]
#if FF_FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	490b      	ldr	r1, [pc, #44]	; (80050b0 <f_mount+0x7c>)
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (opt == 0) return FR_OK;			/* Do not mount now, it will be mounted later */
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <f_mount+0x5e>
 800508e:	2300      	movs	r3, #0
 8005090:	e00a      	b.n	80050a8 <f_mount+0x74>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8005092:	f107 010c 	add.w	r1, r7, #12
 8005096:	f107 0308 	add.w	r3, r7, #8
 800509a:	2200      	movs	r2, #0
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff fd71 	bl	8004b84 <find_volume>
 80050a2:	4603      	mov	r3, r0
 80050a4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80050a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3720      	adds	r7, #32
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	2000048c 	.word	0x2000048c

080050b4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80050ba:	f000 fe2f 	bl	8005d1c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80050be:	f000 f853 	bl	8005168 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80050c2:	f000 fabd 	bl	8005640 <MX_GPIO_Init>
	MX_RTC_Init();
 80050c6:	f000 f8cf 	bl	8005268 <MX_RTC_Init>
	MX_SPI1_Init();
 80050ca:	f000 f931 	bl	8005330 <MX_SPI1_Init>
	MX_TIM2_Init();
 80050ce:	f000 f965 	bl	800539c <MX_TIM2_Init>
	MX_TIM3_Init();
 80050d2:	f000 f9ef 	bl	80054b4 <MX_TIM3_Init>
	MX_TIM4_Init();
 80050d6:	f000 fa3b 	bl	8005550 <MX_TIM4_Init>
	MX_USART3_UART_Init();
 80050da:	f000 fa87 	bl	80055ec <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	/* Module Init */
	HAL_TIM_Base_Start_IT(&htim2); /* RGB Tim Init */
 80050de:	481c      	ldr	r0, [pc, #112]	; (8005150 <main+0x9c>)
 80050e0:	f002 fedd 	bl	8007e9e <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80050e4:	2100      	movs	r1, #0
 80050e6:	481a      	ldr	r0, [pc, #104]	; (8005150 <main+0x9c>)
 80050e8:	f002 ff32 	bl	8007f50 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80050ec:	2104      	movs	r1, #4
 80050ee:	4818      	ldr	r0, [pc, #96]	; (8005150 <main+0x9c>)
 80050f0:	f002 ff2e 	bl	8007f50 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80050f4:	2108      	movs	r1, #8
 80050f6:	4816      	ldr	r0, [pc, #88]	; (8005150 <main+0x9c>)
 80050f8:	f002 ff2a 	bl	8007f50 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim3); /* System Update Tim Init */
 80050fc:	4815      	ldr	r0, [pc, #84]	; (8005154 <main+0xa0>)
 80050fe:	f002 fece 	bl	8007e9e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim4); /* THS syncro clock */
 8005102:	4815      	ldr	r0, [pc, #84]	; (8005158 <main+0xa4>)
 8005104:	f002 fea7 	bl	8007e56 <HAL_TIM_Base_Start>

	RGB_Init();
 8005108:	f7fe f9f6 	bl	80034f8 <RGB_Init>
	LCD_Init();
 800510c:	f7fc f948 	bl	80013a0 <LCD_Init>
	THS_Init();
 8005110:	f7fe fe12 	bl	8003d38 <THS_Init>
	SD_Init();
 8005114:	f7fe fcaa 	bl	8003a6c <SD_Init>
	HTTP_Init();
 8005118:	f7fb fed6 	bl	8000ec8 <HTTP_Init>
	NET_Init();
 800511c:	f7fd fe9c 	bl	8002e58 <NET_Init>
	MENU_Init();
 8005120:	f7fc fe76 	bl	8001e10 <MENU_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	LCD_ClearScreen();
 8005124:	f7fc fa22 	bl	800156c <LCD_ClearScreen>
	int check = 1000001;
 8005128:	4b0c      	ldr	r3, [pc, #48]	; (800515c <main+0xa8>)
 800512a:	607b      	str	r3, [r7, #4]

	while (1) {

		MENU_HandleKeys();
 800512c:	f7fd fbc0 	bl	80028b0 <MENU_HandleKeys>

		if (check++ > 720000 && State == ST_Clock) {
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	607a      	str	r2, [r7, #4]
 8005136:	4a0a      	ldr	r2, [pc, #40]	; (8005160 <main+0xac>)
 8005138:	4293      	cmp	r3, r2
 800513a:	ddf7      	ble.n	800512c <main+0x78>
 800513c:	4b09      	ldr	r3, [pc, #36]	; (8005164 <main+0xb0>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1f3      	bne.n	800512c <main+0x78>
			MENU_Clock();
 8005144:	f7fd fb76 	bl	8002834 <MENU_Clock>
			check = 0;
 8005148:	2300      	movs	r3, #0
 800514a:	607b      	str	r3, [r7, #4]
		MENU_HandleKeys();
 800514c:	e7ee      	b.n	800512c <main+0x78>
 800514e:	bf00      	nop
 8005150:	20000dac 	.word	0x20000dac
 8005154:	20000cf0 	.word	0x20000cf0
 8005158:	20000c70 	.word	0x20000c70
 800515c:	000f4241 	.word	0x000f4241
 8005160:	000afc80 	.word	0x000afc80
 8005164:	20000d31 	.word	0x20000d31

08005168 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b098      	sub	sp, #96	; 0x60
 800516c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800516e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005172:	2230      	movs	r2, #48	; 0x30
 8005174:	2100      	movs	r1, #0
 8005176:	4618      	mov	r0, r3
 8005178:	f004 fdf8 	bl	8009d6c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800517c:	f107 031c 	add.w	r3, r7, #28
 8005180:	2200      	movs	r2, #0
 8005182:	601a      	str	r2, [r3, #0]
 8005184:	605a      	str	r2, [r3, #4]
 8005186:	609a      	str	r2, [r3, #8]
 8005188:	60da      	str	r2, [r3, #12]
 800518a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 800518c:	f107 030c 	add.w	r3, r7, #12
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	605a      	str	r2, [r3, #4]
 8005196:	609a      	str	r2, [r3, #8]
 8005198:	60da      	str	r2, [r3, #12]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	4b2f      	ldr	r3, [pc, #188]	; (800525c <SystemClock_Config+0xf4>)
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	4a2e      	ldr	r2, [pc, #184]	; (800525c <SystemClock_Config+0xf4>)
 80051a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051a8:	6413      	str	r3, [r2, #64]	; 0x40
 80051aa:	4b2c      	ldr	r3, [pc, #176]	; (800525c <SystemClock_Config+0xf4>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b2:	60bb      	str	r3, [r7, #8]
 80051b4:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80051b6:	2300      	movs	r3, #0
 80051b8:	607b      	str	r3, [r7, #4]
 80051ba:	4b29      	ldr	r3, [pc, #164]	; (8005260 <SystemClock_Config+0xf8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a28      	ldr	r2, [pc, #160]	; (8005260 <SystemClock_Config+0xf8>)
 80051c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	4b26      	ldr	r3, [pc, #152]	; (8005260 <SystemClock_Config+0xf8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051ce:	607b      	str	r3, [r7, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80051d2:	2301      	movs	r3, #1
 80051d4:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80051d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80051da:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80051dc:	2302      	movs	r3, #2
 80051de:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80051e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80051e4:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80051e6:	2304      	movs	r3, #4
 80051e8:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 72;
 80051ea:	2348      	movs	r3, #72	; 0x48
 80051ec:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80051ee:	2302      	movs	r3, #2
 80051f0:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 3;
 80051f2:	2303      	movs	r3, #3
 80051f4:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80051f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051fa:	4618      	mov	r0, r3
 80051fc:	f001 f954 	bl	80064a8 <HAL_RCC_OscConfig>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <SystemClock_Config+0xa2>
		Error_Handler();
 8005206:	f000 fb57 	bl	80058b8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800520a:	230f      	movs	r3, #15
 800520c:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800520e:	2302      	movs	r3, #2
 8005210:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005212:	2300      	movs	r3, #0
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800521a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800521c:	2300      	movs	r3, #0
 800521e:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8005220:	f107 031c 	add.w	r3, r7, #28
 8005224:	2102      	movs	r1, #2
 8005226:	4618      	mov	r0, r3
 8005228:	f001 fbae 	bl	8006988 <HAL_RCC_ClockConfig>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <SystemClock_Config+0xce>
		Error_Handler();
 8005232:	f000 fb41 	bl	80058b8 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005236:	2302      	movs	r3, #2
 8005238:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV16;
 800523a:	4b0a      	ldr	r3, [pc, #40]	; (8005264 <SystemClock_Config+0xfc>)
 800523c:	61bb      	str	r3, [r7, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800523e:	f107 030c 	add.w	r3, r7, #12
 8005242:	4618      	mov	r0, r3
 8005244:	f001 fd92 	bl	8006d6c <HAL_RCCEx_PeriphCLKConfig>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <SystemClock_Config+0xea>
		Error_Handler();
 800524e:	f000 fb33 	bl	80058b8 <Error_Handler>
	}
}
 8005252:	bf00      	nop
 8005254:	3760      	adds	r7, #96	; 0x60
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40023800 	.word	0x40023800
 8005260:	40007000 	.word	0x40007000
 8005264:	00100300 	.word	0x00100300

08005268 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 800526e:	1d3b      	adds	r3, r7, #4
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	605a      	str	r2, [r3, #4]
 8005276:	609a      	str	r2, [r3, #8]
 8005278:	60da      	str	r2, [r3, #12]
 800527a:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 800527c:	2300      	movs	r3, #0
 800527e:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8005280:	4b29      	ldr	r3, [pc, #164]	; (8005328 <MX_RTC_Init+0xc0>)
 8005282:	4a2a      	ldr	r2, [pc, #168]	; (800532c <MX_RTC_Init+0xc4>)
 8005284:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005286:	4b28      	ldr	r3, [pc, #160]	; (8005328 <MX_RTC_Init+0xc0>)
 8005288:	2200      	movs	r2, #0
 800528a:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 125;
 800528c:	4b26      	ldr	r3, [pc, #152]	; (8005328 <MX_RTC_Init+0xc0>)
 800528e:	227d      	movs	r2, #125	; 0x7d
 8005290:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 4000;
 8005292:	4b25      	ldr	r3, [pc, #148]	; (8005328 <MX_RTC_Init+0xc0>)
 8005294:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8005298:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800529a:	4b23      	ldr	r3, [pc, #140]	; (8005328 <MX_RTC_Init+0xc0>)
 800529c:	2200      	movs	r2, #0
 800529e:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80052a0:	4b21      	ldr	r3, [pc, #132]	; (8005328 <MX_RTC_Init+0xc0>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80052a6:	4b20      	ldr	r3, [pc, #128]	; (8005328 <MX_RTC_Init+0xc0>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 80052ac:	481e      	ldr	r0, [pc, #120]	; (8005328 <MX_RTC_Init+0xc0>)
 80052ae:	f001 fe3f 	bl	8006f30 <HAL_RTC_Init>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d001      	beq.n	80052bc <MX_RTC_Init+0x54>
		Error_Handler();
 80052b8:	f000 fafe 	bl	80058b8 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 80052bc:	2300      	movs	r3, #0
 80052be:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 80052c0:	2300      	movs	r3, #0
 80052c2:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 80052c4:	2300      	movs	r3, #0
 80052c6:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80052c8:	2300      	movs	r3, #0
 80052ca:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 80052d0:	1d3b      	adds	r3, r7, #4
 80052d2:	2201      	movs	r2, #1
 80052d4:	4619      	mov	r1, r3
 80052d6:	4814      	ldr	r0, [pc, #80]	; (8005328 <MX_RTC_Init+0xc0>)
 80052d8:	f001 febb 	bl	8007052 <HAL_RTC_SetTime>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <MX_RTC_Init+0x7e>
		Error_Handler();
 80052e2:	f000 fae9 	bl	80058b8 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80052e6:	2303      	movs	r3, #3
 80052e8:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_APRIL;
 80052ea:	2304      	movs	r3, #4
 80052ec:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x8;
 80052ee:	2308      	movs	r3, #8
 80052f0:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x20;
 80052f2:	2320      	movs	r3, #32
 80052f4:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 80052f6:	463b      	mov	r3, r7
 80052f8:	2201      	movs	r2, #1
 80052fa:	4619      	mov	r1, r3
 80052fc:	480a      	ldr	r0, [pc, #40]	; (8005328 <MX_RTC_Init+0xc0>)
 80052fe:	f001 ffc3 	bl	8007288 <HAL_RTC_SetDate>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <MX_RTC_Init+0xa4>
		Error_Handler();
 8005308:	f000 fad6 	bl	80058b8 <Error_Handler>
	}
	/** Enable Calibrartion
	 */
	if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK) {
 800530c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8005310:	4805      	ldr	r0, [pc, #20]	; (8005328 <MX_RTC_Init+0xc0>)
 8005312:	f002 f93f 	bl	8007594 <HAL_RTCEx_SetCalibrationOutPut>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <MX_RTC_Init+0xb8>
		Error_Handler();
 800531c:	f000 facc 	bl	80058b8 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8005320:	bf00      	nop
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20000d34 	.word	0x20000d34
 800532c:	40002800 	.word	0x40002800

08005330 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8005334:	4b17      	ldr	r3, [pc, #92]	; (8005394 <MX_SPI1_Init+0x64>)
 8005336:	4a18      	ldr	r2, [pc, #96]	; (8005398 <MX_SPI1_Init+0x68>)
 8005338:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800533a:	4b16      	ldr	r3, [pc, #88]	; (8005394 <MX_SPI1_Init+0x64>)
 800533c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005340:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005342:	4b14      	ldr	r3, [pc, #80]	; (8005394 <MX_SPI1_Init+0x64>)
 8005344:	2200      	movs	r2, #0
 8005346:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005348:	4b12      	ldr	r3, [pc, #72]	; (8005394 <MX_SPI1_Init+0x64>)
 800534a:	2200      	movs	r2, #0
 800534c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800534e:	4b11      	ldr	r3, [pc, #68]	; (8005394 <MX_SPI1_Init+0x64>)
 8005350:	2200      	movs	r2, #0
 8005352:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005354:	4b0f      	ldr	r3, [pc, #60]	; (8005394 <MX_SPI1_Init+0x64>)
 8005356:	2200      	movs	r2, #0
 8005358:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800535a:	4b0e      	ldr	r3, [pc, #56]	; (8005394 <MX_SPI1_Init+0x64>)
 800535c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005360:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005362:	4b0c      	ldr	r3, [pc, #48]	; (8005394 <MX_SPI1_Init+0x64>)
 8005364:	2218      	movs	r2, #24
 8005366:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005368:	4b0a      	ldr	r3, [pc, #40]	; (8005394 <MX_SPI1_Init+0x64>)
 800536a:	2200      	movs	r2, #0
 800536c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800536e:	4b09      	ldr	r3, [pc, #36]	; (8005394 <MX_SPI1_Init+0x64>)
 8005370:	2200      	movs	r2, #0
 8005372:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005374:	4b07      	ldr	r3, [pc, #28]	; (8005394 <MX_SPI1_Init+0x64>)
 8005376:	2200      	movs	r2, #0
 8005378:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800537a:	4b06      	ldr	r3, [pc, #24]	; (8005394 <MX_SPI1_Init+0x64>)
 800537c:	220a      	movs	r2, #10
 800537e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8005380:	4804      	ldr	r0, [pc, #16]	; (8005394 <MX_SPI1_Init+0x64>)
 8005382:	f002 f949 	bl	8007618 <HAL_SPI_Init>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <MX_SPI1_Init+0x60>
		Error_Handler();
 800538c:	f000 fa94 	bl	80058b8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8005390:	bf00      	nop
 8005392:	bd80      	pop	{r7, pc}
 8005394:	20000d54 	.word	0x20000d54
 8005398:	40013000 	.word	0x40013000

0800539c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800539c:	b580      	push	{r7, lr}
 800539e:	b08e      	sub	sp, #56	; 0x38
 80053a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80053a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80053a6:	2200      	movs	r2, #0
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	605a      	str	r2, [r3, #4]
 80053ac:	609a      	str	r2, [r3, #8]
 80053ae:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80053b0:	f107 0320 	add.w	r3, r7, #32
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80053ba:	1d3b      	adds	r3, r7, #4
 80053bc:	2200      	movs	r2, #0
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	605a      	str	r2, [r3, #4]
 80053c2:	609a      	str	r2, [r3, #8]
 80053c4:	60da      	str	r2, [r3, #12]
 80053c6:	611a      	str	r2, [r3, #16]
 80053c8:	615a      	str	r2, [r3, #20]
 80053ca:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80053cc:	4b38      	ldr	r3, [pc, #224]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80053d2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 80053d4:	4b36      	ldr	r3, [pc, #216]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053d6:	2247      	movs	r2, #71	; 0x47
 80053d8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053da:	4b35      	ldr	r3, [pc, #212]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053dc:	2200      	movs	r2, #0
 80053de:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 80053e0:	4b33      	ldr	r3, [pc, #204]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80053e6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053e8:	4b31      	ldr	r3, [pc, #196]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053ee:	4b30      	ldr	r3, [pc, #192]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80053f4:	482e      	ldr	r0, [pc, #184]	; (80054b0 <MX_TIM2_Init+0x114>)
 80053f6:	f002 fd03 	bl	8007e00 <HAL_TIM_Base_Init>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <MX_TIM2_Init+0x68>
		Error_Handler();
 8005400:	f000 fa5a 	bl	80058b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005408:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800540a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800540e:	4619      	mov	r1, r3
 8005410:	4827      	ldr	r0, [pc, #156]	; (80054b0 <MX_TIM2_Init+0x114>)
 8005412:	f002 ffa9 	bl	8008368 <HAL_TIM_ConfigClockSource>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <MX_TIM2_Init+0x84>
		Error_Handler();
 800541c:	f000 fa4c 	bl	80058b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8005420:	4823      	ldr	r0, [pc, #140]	; (80054b0 <MX_TIM2_Init+0x114>)
 8005422:	f002 fd60 	bl	8007ee6 <HAL_TIM_PWM_Init>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <MX_TIM2_Init+0x94>
		Error_Handler();
 800542c:	f000 fa44 	bl	80058b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005430:	2300      	movs	r3, #0
 8005432:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005434:	2300      	movs	r3, #0
 8005436:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8005438:	f107 0320 	add.w	r3, r7, #32
 800543c:	4619      	mov	r1, r3
 800543e:	481c      	ldr	r0, [pc, #112]	; (80054b0 <MX_TIM2_Init+0x114>)
 8005440:	f003 fb82 	bl	8008b48 <HAL_TIMEx_MasterConfigSynchronization>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 800544a:	f000 fa35 	bl	80058b8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800544e:	2360      	movs	r3, #96	; 0x60
 8005450:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8005452:	2300      	movs	r3, #0
 8005454:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005456:	2300      	movs	r3, #0
 8005458:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 800545e:	1d3b      	adds	r3, r7, #4
 8005460:	2200      	movs	r2, #0
 8005462:	4619      	mov	r1, r3
 8005464:	4812      	ldr	r0, [pc, #72]	; (80054b0 <MX_TIM2_Init+0x114>)
 8005466:	f002 feb9 	bl	80081dc <HAL_TIM_PWM_ConfigChannel>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d001      	beq.n	8005474 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8005470:	f000 fa22 	bl	80058b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8005474:	1d3b      	adds	r3, r7, #4
 8005476:	2204      	movs	r2, #4
 8005478:	4619      	mov	r1, r3
 800547a:	480d      	ldr	r0, [pc, #52]	; (80054b0 <MX_TIM2_Init+0x114>)
 800547c:	f002 feae 	bl	80081dc <HAL_TIM_PWM_ConfigChannel>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8005486:	f000 fa17 	bl	80058b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 800548a:	1d3b      	adds	r3, r7, #4
 800548c:	2208      	movs	r2, #8
 800548e:	4619      	mov	r1, r3
 8005490:	4807      	ldr	r0, [pc, #28]	; (80054b0 <MX_TIM2_Init+0x114>)
 8005492:	f002 fea3 	bl	80081dc <HAL_TIM_PWM_ConfigChannel>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d001      	beq.n	80054a0 <MX_TIM2_Init+0x104>
			!= HAL_OK) {
		Error_Handler();
 800549c:	f000 fa0c 	bl	80058b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80054a0:	4803      	ldr	r0, [pc, #12]	; (80054b0 <MX_TIM2_Init+0x114>)
 80054a2:	f000 faf1 	bl	8005a88 <HAL_TIM_MspPostInit>

}
 80054a6:	bf00      	nop
 80054a8:	3738      	adds	r7, #56	; 0x38
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20000dac 	.word	0x20000dac

080054b4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	2200      	movs	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	605a      	str	r2, [r3, #4]
 80054c4:	609a      	str	r2, [r3, #8]
 80054c6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80054c8:	463b      	mov	r3, r7
 80054ca:	2200      	movs	r2, #0
 80054cc:	601a      	str	r2, [r3, #0]
 80054ce:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80054d0:	4b1d      	ldr	r3, [pc, #116]	; (8005548 <MX_TIM3_Init+0x94>)
 80054d2:	4a1e      	ldr	r2, [pc, #120]	; (800554c <MX_TIM3_Init+0x98>)
 80054d4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 36000 - 1;
 80054d6:	4b1c      	ldr	r3, [pc, #112]	; (8005548 <MX_TIM3_Init+0x94>)
 80054d8:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80054dc:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054de:	4b1a      	ldr	r3, [pc, #104]	; (8005548 <MX_TIM3_Init+0x94>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 60000 - 1;
 80054e4:	4b18      	ldr	r3, [pc, #96]	; (8005548 <MX_TIM3_Init+0x94>)
 80054e6:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80054ea:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ec:	4b16      	ldr	r3, [pc, #88]	; (8005548 <MX_TIM3_Init+0x94>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054f2:	4b15      	ldr	r3, [pc, #84]	; (8005548 <MX_TIM3_Init+0x94>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80054f8:	4813      	ldr	r0, [pc, #76]	; (8005548 <MX_TIM3_Init+0x94>)
 80054fa:	f002 fc81 	bl	8007e00 <HAL_TIM_Base_Init>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <MX_TIM3_Init+0x54>
		Error_Handler();
 8005504:	f000 f9d8 	bl	80058b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005508:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800550c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800550e:	f107 0308 	add.w	r3, r7, #8
 8005512:	4619      	mov	r1, r3
 8005514:	480c      	ldr	r0, [pc, #48]	; (8005548 <MX_TIM3_Init+0x94>)
 8005516:	f002 ff27 	bl	8008368 <HAL_TIM_ConfigClockSource>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <MX_TIM3_Init+0x70>
		Error_Handler();
 8005520:	f000 f9ca 	bl	80058b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005524:	2300      	movs	r3, #0
 8005526:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005528:	2300      	movs	r3, #0
 800552a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800552c:	463b      	mov	r3, r7
 800552e:	4619      	mov	r1, r3
 8005530:	4805      	ldr	r0, [pc, #20]	; (8005548 <MX_TIM3_Init+0x94>)
 8005532:	f003 fb09 	bl	8008b48 <HAL_TIMEx_MasterConfigSynchronization>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <MX_TIM3_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 800553c:	f000 f9bc 	bl	80058b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8005540:	bf00      	nop
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	20000cf0 	.word	0x20000cf0
 800554c:	40000400 	.word	0x40000400

08005550 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005556:	f107 0308 	add.w	r3, r7, #8
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	605a      	str	r2, [r3, #4]
 8005560:	609a      	str	r2, [r3, #8]
 8005562:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8005564:	463b      	mov	r3, r7
 8005566:	2200      	movs	r2, #0
 8005568:	601a      	str	r2, [r3, #0]
 800556a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800556c:	4b1d      	ldr	r3, [pc, #116]	; (80055e4 <MX_TIM4_Init+0x94>)
 800556e:	4a1e      	ldr	r2, [pc, #120]	; (80055e8 <MX_TIM4_Init+0x98>)
 8005570:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 72 - 1;
 8005572:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <MX_TIM4_Init+0x94>)
 8005574:	2247      	movs	r2, #71	; 0x47
 8005576:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005578:	4b1a      	ldr	r3, [pc, #104]	; (80055e4 <MX_TIM4_Init+0x94>)
 800557a:	2200      	movs	r2, #0
 800557c:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xFFFF - 1;
 800557e:	4b19      	ldr	r3, [pc, #100]	; (80055e4 <MX_TIM4_Init+0x94>)
 8005580:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005584:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005586:	4b17      	ldr	r3, [pc, #92]	; (80055e4 <MX_TIM4_Init+0x94>)
 8005588:	2200      	movs	r2, #0
 800558a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800558c:	4b15      	ldr	r3, [pc, #84]	; (80055e4 <MX_TIM4_Init+0x94>)
 800558e:	2200      	movs	r2, #0
 8005590:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8005592:	4814      	ldr	r0, [pc, #80]	; (80055e4 <MX_TIM4_Init+0x94>)
 8005594:	f002 fc34 	bl	8007e00 <HAL_TIM_Base_Init>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <MX_TIM4_Init+0x52>
		Error_Handler();
 800559e:	f000 f98b 	bl	80058b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055a6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80055a8:	f107 0308 	add.w	r3, r7, #8
 80055ac:	4619      	mov	r1, r3
 80055ae:	480d      	ldr	r0, [pc, #52]	; (80055e4 <MX_TIM4_Init+0x94>)
 80055b0:	f002 feda 	bl	8008368 <HAL_TIM_ConfigClockSource>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <MX_TIM4_Init+0x6e>
		Error_Handler();
 80055ba:	f000 f97d 	bl	80058b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055be:	2300      	movs	r3, #0
 80055c0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055c2:	2300      	movs	r3, #0
 80055c4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80055c6:	463b      	mov	r3, r7
 80055c8:	4619      	mov	r1, r3
 80055ca:	4806      	ldr	r0, [pc, #24]	; (80055e4 <MX_TIM4_Init+0x94>)
 80055cc:	f003 fabc 	bl	8008b48 <HAL_TIMEx_MasterConfigSynchronization>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80055d6:	f000 f96f 	bl	80058b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80055da:	bf00      	nop
 80055dc:	3718      	adds	r7, #24
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	20000c70 	.word	0x20000c70
 80055e8:	40000800 	.word	0x40000800

080055ec <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80055f0:	4b11      	ldr	r3, [pc, #68]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 80055f2:	4a12      	ldr	r2, [pc, #72]	; (800563c <MX_USART3_UART_Init+0x50>)
 80055f4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80055f6:	4b10      	ldr	r3, [pc, #64]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 80055f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80055fc:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80055fe:	4b0e      	ldr	r3, [pc, #56]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 8005600:	2200      	movs	r2, #0
 8005602:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8005604:	4b0c      	ldr	r3, [pc, #48]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 8005606:	2200      	movs	r2, #0
 8005608:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800560a:	4b0b      	ldr	r3, [pc, #44]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 800560c:	2200      	movs	r2, #0
 800560e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8005610:	4b09      	ldr	r3, [pc, #36]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 8005612:	220c      	movs	r2, #12
 8005614:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005616:	4b08      	ldr	r3, [pc, #32]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 8005618:	2200      	movs	r2, #0
 800561a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800561c:	4b06      	ldr	r3, [pc, #24]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 800561e:	2200      	movs	r2, #0
 8005620:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8005622:	4805      	ldr	r0, [pc, #20]	; (8005638 <MX_USART3_UART_Init+0x4c>)
 8005624:	f003 fb20 	bl	8008c68 <HAL_UART_Init>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 800562e:	f000 f943 	bl	80058b8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8005632:	bf00      	nop
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	20000cb0 	.word	0x20000cb0
 800563c:	40004800 	.word	0x40004800

08005640 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b08c      	sub	sp, #48	; 0x30
 8005644:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8005646:	f107 031c 	add.w	r3, r7, #28
 800564a:	2200      	movs	r2, #0
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	605a      	str	r2, [r3, #4]
 8005650:	609a      	str	r2, [r3, #8]
 8005652:	60da      	str	r2, [r3, #12]
 8005654:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8005656:	2300      	movs	r3, #0
 8005658:	61bb      	str	r3, [r7, #24]
 800565a:	4b67      	ldr	r3, [pc, #412]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 800565c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800565e:	4a66      	ldr	r2, [pc, #408]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 8005660:	f043 0310 	orr.w	r3, r3, #16
 8005664:	6313      	str	r3, [r2, #48]	; 0x30
 8005666:	4b64      	ldr	r3, [pc, #400]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 8005668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566a:	f003 0310 	and.w	r3, r3, #16
 800566e:	61bb      	str	r3, [r7, #24]
 8005670:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005672:	2300      	movs	r3, #0
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	4b60      	ldr	r3, [pc, #384]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 8005678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567a:	4a5f      	ldr	r2, [pc, #380]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 800567c:	f043 0304 	orr.w	r3, r3, #4
 8005680:	6313      	str	r3, [r2, #48]	; 0x30
 8005682:	4b5d      	ldr	r3, [pc, #372]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 8005684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005686:	f003 0304 	and.w	r3, r3, #4
 800568a:	617b      	str	r3, [r7, #20]
 800568c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800568e:	2300      	movs	r3, #0
 8005690:	613b      	str	r3, [r7, #16]
 8005692:	4b59      	ldr	r3, [pc, #356]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 8005694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005696:	4a58      	ldr	r2, [pc, #352]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 8005698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800569c:	6313      	str	r3, [r2, #48]	; 0x30
 800569e:	4b56      	ldr	r3, [pc, #344]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	613b      	str	r3, [r7, #16]
 80056a8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	4b52      	ldr	r3, [pc, #328]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b2:	4a51      	ldr	r2, [pc, #324]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	6313      	str	r3, [r2, #48]	; 0x30
 80056ba:	4b4f      	ldr	r3, [pc, #316]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80056c6:	2300      	movs	r3, #0
 80056c8:	60bb      	str	r3, [r7, #8]
 80056ca:	4b4b      	ldr	r3, [pc, #300]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ce:	4a4a      	ldr	r2, [pc, #296]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056d0:	f043 0308 	orr.w	r3, r3, #8
 80056d4:	6313      	str	r3, [r2, #48]	; 0x30
 80056d6:	4b48      	ldr	r3, [pc, #288]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056da:	f003 0308 	and.w	r3, r3, #8
 80056de:	60bb      	str	r3, [r7, #8]
 80056e0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80056e2:	2300      	movs	r3, #0
 80056e4:	607b      	str	r3, [r7, #4]
 80056e6:	4b44      	ldr	r3, [pc, #272]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ea:	4a43      	ldr	r2, [pc, #268]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056ec:	f043 0302 	orr.w	r3, r3, #2
 80056f0:	6313      	str	r3, [r2, #48]	; 0x30
 80056f2:	4b41      	ldr	r3, [pc, #260]	; (80057f8 <MX_GPIO_Init+0x1b8>)
 80056f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	607b      	str	r3, [r7, #4]
 80056fc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80056fe:	2200      	movs	r2, #0
 8005700:	217f      	movs	r1, #127	; 0x7f
 8005702:	483e      	ldr	r0, [pc, #248]	; (80057fc <MX_GPIO_Init+0x1bc>)
 8005704:	f000 fe84 	bl	8006410 <HAL_GPIO_WritePin>
			LCD_D6_Pin | LCD_D7_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin
					| LCD_D4_Pin | LCD_D5_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LCD_Screen_Pin | THS_Sensor1_Pin | THS_Sensor2_Pin,
 8005708:	2200      	movs	r2, #0
 800570a:	f248 0103 	movw	r1, #32771	; 0x8003
 800570e:	483c      	ldr	r0, [pc, #240]	; (8005800 <MX_GPIO_Init+0x1c0>)
 8005710:	f000 fe7e 	bl	8006410 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8005714:	2200      	movs	r2, #0
 8005716:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800571a:	483a      	ldr	r0, [pc, #232]	; (8005804 <MX_GPIO_Init+0x1c4>)
 800571c:	f000 fe78 	bl	8006410 <HAL_GPIO_WritePin>
			STM_Green_Pin | STM_Orange_Pin | STM_Red_Pin | STM_Blue_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LCD_D6_Pin LCD_D7_Pin LCD_RS_Pin LCD_RW_Pin
	 LCD_E_Pin LCD_D4_Pin LCD_D5_Pin */
	GPIO_InitStruct.Pin = LCD_D6_Pin | LCD_D7_Pin | LCD_RS_Pin | LCD_RW_Pin
 8005720:	237f      	movs	r3, #127	; 0x7f
 8005722:	61fb      	str	r3, [r7, #28]
			| LCD_E_Pin | LCD_D4_Pin | LCD_D5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005724:	2301      	movs	r3, #1
 8005726:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005728:	2302      	movs	r3, #2
 800572a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800572c:	2300      	movs	r3, #0
 800572e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005730:	f107 031c 	add.w	r3, r7, #28
 8005734:	4619      	mov	r1, r3
 8005736:	4831      	ldr	r0, [pc, #196]	; (80057fc <MX_GPIO_Init+0x1bc>)
 8005738:	f000 fcb8 	bl	80060ac <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_Screen_Pin */
	GPIO_InitStruct.Pin = LCD_Screen_Pin;
 800573c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005740:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005742:	2301      	movs	r3, #1
 8005744:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005746:	2302      	movs	r3, #2
 8005748:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800574a:	2300      	movs	r3, #0
 800574c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LCD_Screen_GPIO_Port, &GPIO_InitStruct);
 800574e:	f107 031c 	add.w	r3, r7, #28
 8005752:	4619      	mov	r1, r3
 8005754:	482a      	ldr	r0, [pc, #168]	; (8005800 <MX_GPIO_Init+0x1c0>)
 8005756:	f000 fca9 	bl	80060ac <HAL_GPIO_Init>

	/*Configure GPIO pins : THS_Sensor1_Pin THS_Sensor2_Pin */
	GPIO_InitStruct.Pin = THS_Sensor1_Pin | THS_Sensor2_Pin;
 800575a:	2303      	movs	r3, #3
 800575c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800575e:	2301      	movs	r3, #1
 8005760:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005762:	2301      	movs	r3, #1
 8005764:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005766:	2300      	movs	r3, #0
 8005768:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800576a:	f107 031c 	add.w	r3, r7, #28
 800576e:	4619      	mov	r1, r3
 8005770:	4823      	ldr	r0, [pc, #140]	; (8005800 <MX_GPIO_Init+0x1c0>)
 8005772:	f000 fc9b 	bl	80060ac <HAL_GPIO_Init>

	/*Configure GPIO pin : STM_UserButton_Pin */
	GPIO_InitStruct.Pin = STM_UserButton_Pin;
 8005776:	2301      	movs	r3, #1
 8005778:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800577a:	4b23      	ldr	r3, [pc, #140]	; (8005808 <MX_GPIO_Init+0x1c8>)
 800577c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800577e:	2302      	movs	r3, #2
 8005780:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(STM_UserButton_GPIO_Port, &GPIO_InitStruct);
 8005782:	f107 031c 	add.w	r3, r7, #28
 8005786:	4619      	mov	r1, r3
 8005788:	4820      	ldr	r0, [pc, #128]	; (800580c <MX_GPIO_Init+0x1cc>)
 800578a:	f000 fc8f 	bl	80060ac <HAL_GPIO_Init>

	/*Configure GPIO pin : MENU_Btn1_Pin */
	GPIO_InitStruct.Pin = MENU_Btn1_Pin;
 800578e:	2380      	movs	r3, #128	; 0x80
 8005790:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005792:	2300      	movs	r3, #0
 8005794:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005796:	2301      	movs	r3, #1
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MENU_Btn1_GPIO_Port, &GPIO_InitStruct);
 800579a:	f107 031c 	add.w	r3, r7, #28
 800579e:	4619      	mov	r1, r3
 80057a0:	4816      	ldr	r0, [pc, #88]	; (80057fc <MX_GPIO_Init+0x1bc>)
 80057a2:	f000 fc83 	bl	80060ac <HAL_GPIO_Init>

	/*Configure GPIO pins : MENU_Btn2_Pin MENU_Btn3_Pin MENU_Btn4_Pin */
	GPIO_InitStruct.Pin = MENU_Btn2_Pin | MENU_Btn3_Pin | MENU_Btn4_Pin;
 80057a6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80057aa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057ac:	2300      	movs	r3, #0
 80057ae:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80057b0:	2302      	movs	r3, #2
 80057b2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80057b4:	f107 031c 	add.w	r3, r7, #28
 80057b8:	4619      	mov	r1, r3
 80057ba:	4810      	ldr	r0, [pc, #64]	; (80057fc <MX_GPIO_Init+0x1bc>)
 80057bc:	f000 fc76 	bl	80060ac <HAL_GPIO_Init>

	/*Configure GPIO pins : STM_Green_Pin STM_Orange_Pin STM_Red_Pin STM_Blue_Pin */
	GPIO_InitStruct.Pin = STM_Green_Pin | STM_Orange_Pin | STM_Red_Pin
 80057c0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80057c4:	61fb      	str	r3, [r7, #28]
			| STM_Blue_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057c6:	2301      	movs	r3, #1
 80057c8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ca:	2300      	movs	r3, #0
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057ce:	2300      	movs	r3, #0
 80057d0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057d2:	f107 031c 	add.w	r3, r7, #28
 80057d6:	4619      	mov	r1, r3
 80057d8:	480a      	ldr	r0, [pc, #40]	; (8005804 <MX_GPIO_Init+0x1c4>)
 80057da:	f000 fc67 	bl	80060ac <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80057de:	2200      	movs	r2, #0
 80057e0:	2101      	movs	r1, #1
 80057e2:	2006      	movs	r0, #6
 80057e4:	f000 fc09 	bl	8005ffa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80057e8:	2006      	movs	r0, #6
 80057ea:	f000 fc22 	bl	8006032 <HAL_NVIC_EnableIRQ>

}
 80057ee:	bf00      	nop
 80057f0:	3730      	adds	r7, #48	; 0x30
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	40023800 	.word	0x40023800
 80057fc:	40021000 	.word	0x40021000
 8005800:	40020800 	.word	0x40020800
 8005804:	40020c00 	.word	0x40020c00
 8005808:	10110000 	.word	0x10110000
 800580c:	40020000 	.word	0x40020000

08005810 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/* SP Callback Definitions */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005820:	d107      	bne.n	8005832 <HAL_TIM_PeriodElapsedCallback+0x22>
		RGB_SetMode(_led);
 8005822:	4b0b      	ldr	r3, [pc, #44]	; (8005850 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	4618      	mov	r0, r3
 8005828:	f7fe f8de 	bl	80039e8 <RGB_SetMode>
		THS_ErrorClock();
 800582c:	f7fe fc56 	bl	80040dc <THS_ErrorClock>
	} else if (htim->Instance == TIM3 && State == ST_Clock) {
		LCD_BackgroundOff();
	}
}
 8005830:	e00a      	b.n	8005848 <HAL_TIM_PeriodElapsedCallback+0x38>
	} else if (htim->Instance == TIM3 && State == ST_Clock) {
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a07      	ldr	r2, [pc, #28]	; (8005854 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d105      	bne.n	8005848 <HAL_TIM_PeriodElapsedCallback+0x38>
 800583c:	4b06      	ldr	r3, [pc, #24]	; (8005858 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d101      	bne.n	8005848 <HAL_TIM_PeriodElapsedCallback+0x38>
		LCD_BackgroundOff();
 8005844:	f7fb fe86 	bl	8001554 <LCD_BackgroundOff>
}
 8005848:	bf00      	nop
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	20000492 	.word	0x20000492
 8005854:	40000400 	.word	0x40000400
 8005858:	20000d31 	.word	0x20000d31

0800585c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	4603      	mov	r3, r0
 8005864:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 8005866:	88fb      	ldrh	r3, [r7, #6]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d113      	bne.n	8005894 <HAL_GPIO_EXTI_Callback+0x38>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) /* Handle user button event */
 800586c:	2101      	movs	r1, #1
 800586e:	480b      	ldr	r0, [pc, #44]	; (800589c <HAL_GPIO_EXTI_Callback+0x40>)
 8005870:	f000 fdb6 	bl	80063e0 <HAL_GPIO_ReadPin>
 8005874:	4603      	mov	r3, r0
 8005876:	2b01      	cmp	r3, #1
 8005878:	d10c      	bne.n	8005894 <HAL_GPIO_EXTI_Callback+0x38>
		{
			if (++_led > 9)
 800587a:	4b09      	ldr	r3, [pc, #36]	; (80058a0 <HAL_GPIO_EXTI_Callback+0x44>)
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	3301      	adds	r3, #1
 8005880:	b2da      	uxtb	r2, r3
 8005882:	4b07      	ldr	r3, [pc, #28]	; (80058a0 <HAL_GPIO_EXTI_Callback+0x44>)
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	4b06      	ldr	r3, [pc, #24]	; (80058a0 <HAL_GPIO_EXTI_Callback+0x44>)
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	2b09      	cmp	r3, #9
 800588c:	d902      	bls.n	8005894 <HAL_GPIO_EXTI_Callback+0x38>
				_led = 0;
 800588e:	4b04      	ldr	r3, [pc, #16]	; (80058a0 <HAL_GPIO_EXTI_Callback+0x44>)
 8005890:	2200      	movs	r2, #0
 8005892:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8005894:	bf00      	nop
 8005896:	3708      	adds	r7, #8
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	40020000 	.word	0x40020000
 80058a0:	20000492 	.word	0x20000492

080058a4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart) {
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
	NET_HandleUART_IT();
 80058ac:	f7fd fda8 	bl	8003400 <NET_HandleUART_IT>
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80058bc:	bf00      	nop
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
	...

080058c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058ce:	2300      	movs	r3, #0
 80058d0:	607b      	str	r3, [r7, #4]
 80058d2:	4b10      	ldr	r3, [pc, #64]	; (8005914 <HAL_MspInit+0x4c>)
 80058d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058d6:	4a0f      	ldr	r2, [pc, #60]	; (8005914 <HAL_MspInit+0x4c>)
 80058d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058dc:	6453      	str	r3, [r2, #68]	; 0x44
 80058de:	4b0d      	ldr	r3, [pc, #52]	; (8005914 <HAL_MspInit+0x4c>)
 80058e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058e6:	607b      	str	r3, [r7, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80058ea:	2300      	movs	r3, #0
 80058ec:	603b      	str	r3, [r7, #0]
 80058ee:	4b09      	ldr	r3, [pc, #36]	; (8005914 <HAL_MspInit+0x4c>)
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	4a08      	ldr	r2, [pc, #32]	; (8005914 <HAL_MspInit+0x4c>)
 80058f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058f8:	6413      	str	r3, [r2, #64]	; 0x40
 80058fa:	4b06      	ldr	r3, [pc, #24]	; (8005914 <HAL_MspInit+0x4c>)
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005902:	603b      	str	r3, [r7, #0]
 8005904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005906:	bf00      	nop
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	40023800 	.word	0x40023800

08005918 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a05      	ldr	r2, [pc, #20]	; (800593c <HAL_RTC_MspInit+0x24>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d102      	bne.n	8005930 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800592a:	4b05      	ldr	r3, [pc, #20]	; (8005940 <HAL_RTC_MspInit+0x28>)
 800592c:	2201      	movs	r2, #1
 800592e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	40002800 	.word	0x40002800
 8005940:	42470e3c 	.word	0x42470e3c

08005944 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08a      	sub	sp, #40	; 0x28
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800594c:	f107 0314 	add.w	r3, r7, #20
 8005950:	2200      	movs	r2, #0
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	605a      	str	r2, [r3, #4]
 8005956:	609a      	str	r2, [r3, #8]
 8005958:	60da      	str	r2, [r3, #12]
 800595a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a19      	ldr	r2, [pc, #100]	; (80059c8 <HAL_SPI_MspInit+0x84>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d12b      	bne.n	80059be <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005966:	2300      	movs	r3, #0
 8005968:	613b      	str	r3, [r7, #16]
 800596a:	4b18      	ldr	r3, [pc, #96]	; (80059cc <HAL_SPI_MspInit+0x88>)
 800596c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800596e:	4a17      	ldr	r2, [pc, #92]	; (80059cc <HAL_SPI_MspInit+0x88>)
 8005970:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005974:	6453      	str	r3, [r2, #68]	; 0x44
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <HAL_SPI_MspInit+0x88>)
 8005978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800597a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800597e:	613b      	str	r3, [r7, #16]
 8005980:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	4b11      	ldr	r3, [pc, #68]	; (80059cc <HAL_SPI_MspInit+0x88>)
 8005988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598a:	4a10      	ldr	r2, [pc, #64]	; (80059cc <HAL_SPI_MspInit+0x88>)
 800598c:	f043 0302 	orr.w	r3, r3, #2
 8005990:	6313      	str	r3, [r2, #48]	; 0x30
 8005992:	4b0e      	ldr	r3, [pc, #56]	; (80059cc <HAL_SPI_MspInit+0x88>)
 8005994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 800599e:	2338      	movs	r3, #56	; 0x38
 80059a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a2:	2302      	movs	r3, #2
 80059a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a6:	2300      	movs	r3, #0
 80059a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059aa:	2303      	movs	r3, #3
 80059ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80059ae:	2305      	movs	r3, #5
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059b2:	f107 0314 	add.w	r3, r7, #20
 80059b6:	4619      	mov	r1, r3
 80059b8:	4805      	ldr	r0, [pc, #20]	; (80059d0 <HAL_SPI_MspInit+0x8c>)
 80059ba:	f000 fb77 	bl	80060ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80059be:	bf00      	nop
 80059c0:	3728      	adds	r7, #40	; 0x28
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	40013000 	.word	0x40013000
 80059cc:	40023800 	.word	0x40023800
 80059d0:	40020400 	.word	0x40020400

080059d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059e4:	d116      	bne.n	8005a14 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]
 80059ea:	4b24      	ldr	r3, [pc, #144]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 80059ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ee:	4a23      	ldr	r2, [pc, #140]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	6413      	str	r3, [r2, #64]	; 0x40
 80059f6:	4b21      	ldr	r3, [pc, #132]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8005a02:	2200      	movs	r2, #0
 8005a04:	2102      	movs	r1, #2
 8005a06:	201c      	movs	r0, #28
 8005a08:	f000 faf7 	bl	8005ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005a0c:	201c      	movs	r0, #28
 8005a0e:	f000 fb10 	bl	8006032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005a12:	e02e      	b.n	8005a72 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a19      	ldr	r2, [pc, #100]	; (8005a80 <HAL_TIM_Base_MspInit+0xac>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d116      	bne.n	8005a4c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a1e:	2300      	movs	r3, #0
 8005a20:	613b      	str	r3, [r7, #16]
 8005a22:	4b16      	ldr	r3, [pc, #88]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	4a15      	ldr	r2, [pc, #84]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 8005a28:	f043 0302 	orr.w	r3, r3, #2
 8005a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8005a2e:	4b13      	ldr	r3, [pc, #76]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	613b      	str	r3, [r7, #16]
 8005a38:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2103      	movs	r1, #3
 8005a3e:	201d      	movs	r0, #29
 8005a40:	f000 fadb 	bl	8005ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005a44:	201d      	movs	r0, #29
 8005a46:	f000 faf4 	bl	8006032 <HAL_NVIC_EnableIRQ>
}
 8005a4a:	e012      	b.n	8005a72 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a0c      	ldr	r2, [pc, #48]	; (8005a84 <HAL_TIM_Base_MspInit+0xb0>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d10d      	bne.n	8005a72 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]
 8005a5a:	4b08      	ldr	r3, [pc, #32]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	4a07      	ldr	r2, [pc, #28]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 8005a60:	f043 0304 	orr.w	r3, r3, #4
 8005a64:	6413      	str	r3, [r2, #64]	; 0x40
 8005a66:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <HAL_TIM_Base_MspInit+0xa8>)
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	f003 0304 	and.w	r3, r3, #4
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	68fb      	ldr	r3, [r7, #12]
}
 8005a72:	bf00      	nop
 8005a74:	3718      	adds	r7, #24
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40000800 	.word	0x40000800

08005a88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a90:	f107 030c 	add.w	r3, r7, #12
 8005a94:	2200      	movs	r2, #0
 8005a96:	601a      	str	r2, [r3, #0]
 8005a98:	605a      	str	r2, [r3, #4]
 8005a9a:	609a      	str	r2, [r3, #8]
 8005a9c:	60da      	str	r2, [r3, #12]
 8005a9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa8:	d11d      	bne.n	8005ae6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60bb      	str	r3, [r7, #8]
 8005aae:	4b10      	ldr	r3, [pc, #64]	; (8005af0 <HAL_TIM_MspPostInit+0x68>)
 8005ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab2:	4a0f      	ldr	r2, [pc, #60]	; (8005af0 <HAL_TIM_MspPostInit+0x68>)
 8005ab4:	f043 0301 	orr.w	r3, r3, #1
 8005ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8005aba:	4b0d      	ldr	r3, [pc, #52]	; (8005af0 <HAL_TIM_MspPostInit+0x68>)
 8005abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	60bb      	str	r3, [r7, #8]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = RGB_Green_Pin|RGB_Blue_Pin|RGB_Red_Pin;
 8005ac6:	2326      	movs	r3, #38	; 0x26
 8005ac8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aca:	2302      	movs	r3, #2
 8005acc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ada:	f107 030c 	add.w	r3, r7, #12
 8005ade:	4619      	mov	r1, r3
 8005ae0:	4804      	ldr	r0, [pc, #16]	; (8005af4 <HAL_TIM_MspPostInit+0x6c>)
 8005ae2:	f000 fae3 	bl	80060ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005ae6:	bf00      	nop
 8005ae8:	3720      	adds	r7, #32
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40023800 	.word	0x40023800
 8005af4:	40020000 	.word	0x40020000

08005af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b08a      	sub	sp, #40	; 0x28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b00:	f107 0314 	add.w	r3, r7, #20
 8005b04:	2200      	movs	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	605a      	str	r2, [r3, #4]
 8005b0a:	609a      	str	r2, [r3, #8]
 8005b0c:	60da      	str	r2, [r3, #12]
 8005b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a1d      	ldr	r2, [pc, #116]	; (8005b8c <HAL_UART_MspInit+0x94>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d134      	bne.n	8005b84 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	613b      	str	r3, [r7, #16]
 8005b1e:	4b1c      	ldr	r3, [pc, #112]	; (8005b90 <HAL_UART_MspInit+0x98>)
 8005b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b22:	4a1b      	ldr	r2, [pc, #108]	; (8005b90 <HAL_UART_MspInit+0x98>)
 8005b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b28:	6413      	str	r3, [r2, #64]	; 0x40
 8005b2a:	4b19      	ldr	r3, [pc, #100]	; (8005b90 <HAL_UART_MspInit+0x98>)
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b32:	613b      	str	r3, [r7, #16]
 8005b34:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b36:	2300      	movs	r3, #0
 8005b38:	60fb      	str	r3, [r7, #12]
 8005b3a:	4b15      	ldr	r3, [pc, #84]	; (8005b90 <HAL_UART_MspInit+0x98>)
 8005b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3e:	4a14      	ldr	r2, [pc, #80]	; (8005b90 <HAL_UART_MspInit+0x98>)
 8005b40:	f043 0304 	orr.w	r3, r3, #4
 8005b44:	6313      	str	r3, [r2, #48]	; 0x30
 8005b46:	4b12      	ldr	r3, [pc, #72]	; (8005b90 <HAL_UART_MspInit+0x98>)
 8005b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4a:	f003 0304 	and.w	r3, r3, #4
 8005b4e:	60fb      	str	r3, [r7, #12]
 8005b50:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = HTTP_TX_Pin|HTTP_RX_Pin;
 8005b52:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b58:	2302      	movs	r3, #2
 8005b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b60:	2303      	movs	r3, #3
 8005b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005b64:	2307      	movs	r3, #7
 8005b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b68:	f107 0314 	add.w	r3, r7, #20
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	4809      	ldr	r0, [pc, #36]	; (8005b94 <HAL_UART_MspInit+0x9c>)
 8005b70:	f000 fa9c 	bl	80060ac <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8005b74:	2200      	movs	r2, #0
 8005b76:	2101      	movs	r1, #1
 8005b78:	2027      	movs	r0, #39	; 0x27
 8005b7a:	f000 fa3e 	bl	8005ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005b7e:	2027      	movs	r0, #39	; 0x27
 8005b80:	f000 fa57 	bl	8006032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005b84:	bf00      	nop
 8005b86:	3728      	adds	r7, #40	; 0x28
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	40004800 	.word	0x40004800
 8005b90:	40023800 	.word	0x40023800
 8005b94:	40020800 	.word	0x40020800

08005b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005b9c:	bf00      	nop
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr

08005ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005baa:	e7fe      	b.n	8005baa <HardFault_Handler+0x4>

08005bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005bb0:	e7fe      	b.n	8005bb0 <MemManage_Handler+0x4>

08005bb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005bb6:	e7fe      	b.n	8005bb6 <BusFault_Handler+0x4>

08005bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005bbc:	e7fe      	b.n	8005bbc <UsageFault_Handler+0x4>

08005bbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005bc2:	bf00      	nop
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005bd0:	bf00      	nop
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005bde:	bf00      	nop
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 8005bec:	f7fe fe4c 	bl	8004888 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005bf0:	f000 f8e6 	bl	8005dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005bf4:	bf00      	nop
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005bfc:	2001      	movs	r0, #1
 8005bfe:	f000 fc3b 	bl	8006478 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005c02:	bf00      	nop
 8005c04:	bd80      	pop	{r7, pc}
	...

08005c08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005c0c:	4802      	ldr	r0, [pc, #8]	; (8005c18 <TIM2_IRQHandler+0x10>)
 8005c0e:	f002 f9dd 	bl	8007fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005c12:	bf00      	nop
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20000dac 	.word	0x20000dac

08005c1c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005c20:	4802      	ldr	r0, [pc, #8]	; (8005c2c <TIM3_IRQHandler+0x10>)
 8005c22:	f002 f9d3 	bl	8007fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005c26:	bf00      	nop
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000cf0 	.word	0x20000cf0

08005c30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005c34:	4802      	ldr	r0, [pc, #8]	; (8005c40 <USART3_IRQHandler+0x10>)
 8005c36:	f003 fa51 	bl	80090dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005c3a:	bf00      	nop
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20000cb0 	.word	0x20000cb0

08005c44 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005c4c:	4b11      	ldr	r3, [pc, #68]	; (8005c94 <_sbrk+0x50>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d102      	bne.n	8005c5a <_sbrk+0x16>
		heap_end = &end;
 8005c54:	4b0f      	ldr	r3, [pc, #60]	; (8005c94 <_sbrk+0x50>)
 8005c56:	4a10      	ldr	r2, [pc, #64]	; (8005c98 <_sbrk+0x54>)
 8005c58:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005c5a:	4b0e      	ldr	r3, [pc, #56]	; (8005c94 <_sbrk+0x50>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005c60:	4b0c      	ldr	r3, [pc, #48]	; (8005c94 <_sbrk+0x50>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4413      	add	r3, r2
 8005c68:	466a      	mov	r2, sp
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d907      	bls.n	8005c7e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005c6e:	f004 f853 	bl	8009d18 <__errno>
 8005c72:	4602      	mov	r2, r0
 8005c74:	230c      	movs	r3, #12
 8005c76:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005c78:	f04f 33ff 	mov.w	r3, #4294967295
 8005c7c:	e006      	b.n	8005c8c <_sbrk+0x48>
	}

	heap_end += incr;
 8005c7e:	4b05      	ldr	r3, [pc, #20]	; (8005c94 <_sbrk+0x50>)
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4413      	add	r3, r2
 8005c86:	4a03      	ldr	r2, [pc, #12]	; (8005c94 <_sbrk+0x50>)
 8005c88:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	20000494 	.word	0x20000494
 8005c98:	20000df8 	.word	0x20000df8

08005c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ca0:	4b08      	ldr	r3, [pc, #32]	; (8005cc4 <SystemInit+0x28>)
 8005ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca6:	4a07      	ldr	r2, [pc, #28]	; (8005cc4 <SystemInit+0x28>)
 8005ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else

  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005cb0:	4b04      	ldr	r3, [pc, #16]	; (8005cc4 <SystemInit+0x28>)
 8005cb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005cb6:	609a      	str	r2, [r3, #8]
#endif
}
 8005cb8:	bf00      	nop
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	e000ed00 	.word	0xe000ed00

08005cc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005cc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005d00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005ccc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005cce:	e003      	b.n	8005cd8 <LoopCopyDataInit>

08005cd0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005cd0:	4b0c      	ldr	r3, [pc, #48]	; (8005d04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005cd2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005cd4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005cd6:	3104      	adds	r1, #4

08005cd8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005cd8:	480b      	ldr	r0, [pc, #44]	; (8005d08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005cda:	4b0c      	ldr	r3, [pc, #48]	; (8005d0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005cdc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005cde:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005ce0:	d3f6      	bcc.n	8005cd0 <CopyDataInit>
  ldr  r2, =_sbss
 8005ce2:	4a0b      	ldr	r2, [pc, #44]	; (8005d10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005ce4:	e002      	b.n	8005cec <LoopFillZerobss>

08005ce6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005ce6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005ce8:	f842 3b04 	str.w	r3, [r2], #4

08005cec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005cec:	4b09      	ldr	r3, [pc, #36]	; (8005d14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005cee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005cf0:	d3f9      	bcc.n	8005ce6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005cf2:	f7ff ffd3 	bl	8005c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005cf6:	f004 f815 	bl	8009d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005cfa:	f7ff f9db 	bl	80050b4 <main>
  bx  lr    
 8005cfe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005d00:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005d04:	0800c6f0 	.word	0x0800c6f0
  ldr  r0, =_sdata
 8005d08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005d0c:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 8005d10:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 8005d14:	20000df4 	.word	0x20000df4

08005d18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005d18:	e7fe      	b.n	8005d18 <ADC_IRQHandler>
	...

08005d1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005d20:	4b0e      	ldr	r3, [pc, #56]	; (8005d5c <HAL_Init+0x40>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a0d      	ldr	r2, [pc, #52]	; (8005d5c <HAL_Init+0x40>)
 8005d26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005d2c:	4b0b      	ldr	r3, [pc, #44]	; (8005d5c <HAL_Init+0x40>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a0a      	ldr	r2, [pc, #40]	; (8005d5c <HAL_Init+0x40>)
 8005d32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d38:	4b08      	ldr	r3, [pc, #32]	; (8005d5c <HAL_Init+0x40>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a07      	ldr	r2, [pc, #28]	; (8005d5c <HAL_Init+0x40>)
 8005d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d44:	2003      	movs	r0, #3
 8005d46:	f000 f94d 	bl	8005fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d4a:	2000      	movs	r0, #0
 8005d4c:	f000 f808 	bl	8005d60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d50:	f7ff fdba 	bl	80058c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	40023c00 	.word	0x40023c00

08005d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d68:	4b12      	ldr	r3, [pc, #72]	; (8005db4 <HAL_InitTick+0x54>)
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	4b12      	ldr	r3, [pc, #72]	; (8005db8 <HAL_InitTick+0x58>)
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	4619      	mov	r1, r3
 8005d72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d76:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 f965 	bl	800604e <HAL_SYSTICK_Config>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d001      	beq.n	8005d8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e00e      	b.n	8005dac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b0f      	cmp	r3, #15
 8005d92:	d80a      	bhi.n	8005daa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d94:	2200      	movs	r2, #0
 8005d96:	6879      	ldr	r1, [r7, #4]
 8005d98:	f04f 30ff 	mov.w	r0, #4294967295
 8005d9c:	f000 f92d 	bl	8005ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005da0:	4a06      	ldr	r2, [pc, #24]	; (8005dbc <HAL_InitTick+0x5c>)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
 8005da8:	e000      	b.n	8005dac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3708      	adds	r7, #8
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	2000005c 	.word	0x2000005c
 8005db8:	20000064 	.word	0x20000064
 8005dbc:	20000060 	.word	0x20000060

08005dc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005dc4:	4b06      	ldr	r3, [pc, #24]	; (8005de0 <HAL_IncTick+0x20>)
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	4b06      	ldr	r3, [pc, #24]	; (8005de4 <HAL_IncTick+0x24>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4413      	add	r3, r2
 8005dd0:	4a04      	ldr	r2, [pc, #16]	; (8005de4 <HAL_IncTick+0x24>)
 8005dd2:	6013      	str	r3, [r2, #0]
}
 8005dd4:	bf00      	nop
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	20000064 	.word	0x20000064
 8005de4:	20000dec 	.word	0x20000dec

08005de8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005de8:	b480      	push	{r7}
 8005dea:	af00      	add	r7, sp, #0
  return uwTick;
 8005dec:	4b03      	ldr	r3, [pc, #12]	; (8005dfc <HAL_GetTick+0x14>)
 8005dee:	681b      	ldr	r3, [r3, #0]
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	20000dec 	.word	0x20000dec

08005e00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e08:	f7ff ffee 	bl	8005de8 <HAL_GetTick>
 8005e0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e18:	d005      	beq.n	8005e26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e1a:	4b09      	ldr	r3, [pc, #36]	; (8005e40 <HAL_Delay+0x40>)
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	4413      	add	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005e26:	bf00      	nop
 8005e28:	f7ff ffde 	bl	8005de8 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d8f7      	bhi.n	8005e28 <HAL_Delay+0x28>
  {
  }
}
 8005e38:	bf00      	nop
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	20000064 	.word	0x20000064

08005e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f003 0307 	and.w	r3, r3, #7
 8005e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e54:	4b0c      	ldr	r3, [pc, #48]	; (8005e88 <__NVIC_SetPriorityGrouping+0x44>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e60:	4013      	ands	r3, r2
 8005e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e76:	4a04      	ldr	r2, [pc, #16]	; (8005e88 <__NVIC_SetPriorityGrouping+0x44>)
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	60d3      	str	r3, [r2, #12]
}
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr
 8005e88:	e000ed00 	.word	0xe000ed00

08005e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e90:	4b04      	ldr	r3, [pc, #16]	; (8005ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	0a1b      	lsrs	r3, r3, #8
 8005e96:	f003 0307 	and.w	r3, r3, #7
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	e000ed00 	.word	0xe000ed00

08005ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	4603      	mov	r3, r0
 8005eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	db0b      	blt.n	8005ed2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	f003 021f 	and.w	r2, r3, #31
 8005ec0:	4907      	ldr	r1, [pc, #28]	; (8005ee0 <__NVIC_EnableIRQ+0x38>)
 8005ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ec6:	095b      	lsrs	r3, r3, #5
 8005ec8:	2001      	movs	r0, #1
 8005eca:	fa00 f202 	lsl.w	r2, r0, r2
 8005ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	e000e100 	.word	0xe000e100

08005ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	4603      	mov	r3, r0
 8005eec:	6039      	str	r1, [r7, #0]
 8005eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	db0a      	blt.n	8005f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	490c      	ldr	r1, [pc, #48]	; (8005f30 <__NVIC_SetPriority+0x4c>)
 8005efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f02:	0112      	lsls	r2, r2, #4
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	440b      	add	r3, r1
 8005f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f0c:	e00a      	b.n	8005f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	4908      	ldr	r1, [pc, #32]	; (8005f34 <__NVIC_SetPriority+0x50>)
 8005f14:	79fb      	ldrb	r3, [r7, #7]
 8005f16:	f003 030f 	and.w	r3, r3, #15
 8005f1a:	3b04      	subs	r3, #4
 8005f1c:	0112      	lsls	r2, r2, #4
 8005f1e:	b2d2      	uxtb	r2, r2
 8005f20:	440b      	add	r3, r1
 8005f22:	761a      	strb	r2, [r3, #24]
}
 8005f24:	bf00      	nop
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	e000e100 	.word	0xe000e100
 8005f34:	e000ed00 	.word	0xe000ed00

08005f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b089      	sub	sp, #36	; 0x24
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f003 0307 	and.w	r3, r3, #7
 8005f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	f1c3 0307 	rsb	r3, r3, #7
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	bf28      	it	cs
 8005f56:	2304      	movcs	r3, #4
 8005f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	2b06      	cmp	r3, #6
 8005f60:	d902      	bls.n	8005f68 <NVIC_EncodePriority+0x30>
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	3b03      	subs	r3, #3
 8005f66:	e000      	b.n	8005f6a <NVIC_EncodePriority+0x32>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	43da      	mvns	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	401a      	ands	r2, r3
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f80:	f04f 31ff 	mov.w	r1, #4294967295
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	fa01 f303 	lsl.w	r3, r1, r3
 8005f8a:	43d9      	mvns	r1, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f90:	4313      	orrs	r3, r2
         );
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3724      	adds	r7, #36	; 0x24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
	...

08005fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	3b01      	subs	r3, #1
 8005fac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005fb0:	d301      	bcc.n	8005fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e00f      	b.n	8005fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fb6:	4a0a      	ldr	r2, [pc, #40]	; (8005fe0 <SysTick_Config+0x40>)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fbe:	210f      	movs	r1, #15
 8005fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc4:	f7ff ff8e 	bl	8005ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005fc8:	4b05      	ldr	r3, [pc, #20]	; (8005fe0 <SysTick_Config+0x40>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fce:	4b04      	ldr	r3, [pc, #16]	; (8005fe0 <SysTick_Config+0x40>)
 8005fd0:	2207      	movs	r2, #7
 8005fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	e000e010 	.word	0xe000e010

08005fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b082      	sub	sp, #8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f7ff ff29 	bl	8005e44 <__NVIC_SetPriorityGrouping>
}
 8005ff2:	bf00      	nop
 8005ff4:	3708      	adds	r7, #8
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b086      	sub	sp, #24
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	4603      	mov	r3, r0
 8006002:	60b9      	str	r1, [r7, #8]
 8006004:	607a      	str	r2, [r7, #4]
 8006006:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006008:	2300      	movs	r3, #0
 800600a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800600c:	f7ff ff3e 	bl	8005e8c <__NVIC_GetPriorityGrouping>
 8006010:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	68b9      	ldr	r1, [r7, #8]
 8006016:	6978      	ldr	r0, [r7, #20]
 8006018:	f7ff ff8e 	bl	8005f38 <NVIC_EncodePriority>
 800601c:	4602      	mov	r2, r0
 800601e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006022:	4611      	mov	r1, r2
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff ff5d 	bl	8005ee4 <__NVIC_SetPriority>
}
 800602a:	bf00      	nop
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b082      	sub	sp, #8
 8006036:	af00      	add	r7, sp, #0
 8006038:	4603      	mov	r3, r0
 800603a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800603c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff ff31 	bl	8005ea8 <__NVIC_EnableIRQ>
}
 8006046:	bf00      	nop
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b082      	sub	sp, #8
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7ff ffa2 	bl	8005fa0 <SysTick_Config>
 800605c:	4603      	mov	r3, r0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3708      	adds	r7, #8
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006066:	b480      	push	{r7}
 8006068:	b083      	sub	sp, #12
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b02      	cmp	r3, #2
 8006078:	d004      	beq.n	8006084 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2280      	movs	r2, #128	; 0x80
 800607e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e00c      	b.n	800609e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2205      	movs	r2, #5
 8006088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 0201 	bic.w	r2, r2, #1
 800609a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
	...

080060ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b089      	sub	sp, #36	; 0x24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80060b6:	2300      	movs	r3, #0
 80060b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80060ba:	2300      	movs	r3, #0
 80060bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80060be:	2300      	movs	r3, #0
 80060c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060c2:	2300      	movs	r3, #0
 80060c4:	61fb      	str	r3, [r7, #28]
 80060c6:	e16b      	b.n	80063a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80060c8:	2201      	movs	r2, #1
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	fa02 f303 	lsl.w	r3, r2, r3
 80060d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	4013      	ands	r3, r2
 80060da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	f040 815a 	bne.w	800639a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d00b      	beq.n	8006106 <HAL_GPIO_Init+0x5a>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d007      	beq.n	8006106 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060fa:	2b11      	cmp	r3, #17
 80060fc:	d003      	beq.n	8006106 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	2b12      	cmp	r3, #18
 8006104:	d130      	bne.n	8006168 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	005b      	lsls	r3, r3, #1
 8006110:	2203      	movs	r2, #3
 8006112:	fa02 f303 	lsl.w	r3, r2, r3
 8006116:	43db      	mvns	r3, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	4013      	ands	r3, r2
 800611c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68da      	ldr	r2, [r3, #12]
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	fa02 f303 	lsl.w	r3, r2, r3
 800612a:	69ba      	ldr	r2, [r7, #24]
 800612c:	4313      	orrs	r3, r2
 800612e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	69ba      	ldr	r2, [r7, #24]
 8006134:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800613c:	2201      	movs	r2, #1
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	fa02 f303 	lsl.w	r3, r2, r3
 8006144:	43db      	mvns	r3, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	4013      	ands	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	f003 0201 	and.w	r2, r3, #1
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	fa02 f303 	lsl.w	r3, r2, r3
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	4313      	orrs	r3, r2
 8006160:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	2203      	movs	r2, #3
 8006174:	fa02 f303 	lsl.w	r3, r2, r3
 8006178:	43db      	mvns	r3, r3
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	4013      	ands	r3, r2
 800617e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	689a      	ldr	r2, [r3, #8]
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	4313      	orrs	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2b02      	cmp	r3, #2
 800619e:	d003      	beq.n	80061a8 <HAL_GPIO_Init+0xfc>
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b12      	cmp	r3, #18
 80061a6:	d123      	bne.n	80061f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	08da      	lsrs	r2, r3, #3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	3208      	adds	r2, #8
 80061b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	220f      	movs	r2, #15
 80061c0:	fa02 f303 	lsl.w	r3, r2, r3
 80061c4:	43db      	mvns	r3, r3
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	4013      	ands	r3, r2
 80061ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	691a      	ldr	r2, [r3, #16]
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	4313      	orrs	r3, r2
 80061e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	08da      	lsrs	r2, r3, #3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	3208      	adds	r2, #8
 80061ea:	69b9      	ldr	r1, [r7, #24]
 80061ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	005b      	lsls	r3, r3, #1
 80061fa:	2203      	movs	r2, #3
 80061fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006200:	43db      	mvns	r3, r3
 8006202:	69ba      	ldr	r2, [r7, #24]
 8006204:	4013      	ands	r3, r2
 8006206:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f003 0203 	and.w	r2, r3, #3
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	005b      	lsls	r3, r3, #1
 8006214:	fa02 f303 	lsl.w	r3, r2, r3
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	4313      	orrs	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	69ba      	ldr	r2, [r7, #24]
 8006222:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800622c:	2b00      	cmp	r3, #0
 800622e:	f000 80b4 	beq.w	800639a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	4b5f      	ldr	r3, [pc, #380]	; (80063b4 <HAL_GPIO_Init+0x308>)
 8006238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800623a:	4a5e      	ldr	r2, [pc, #376]	; (80063b4 <HAL_GPIO_Init+0x308>)
 800623c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006240:	6453      	str	r3, [r2, #68]	; 0x44
 8006242:	4b5c      	ldr	r3, [pc, #368]	; (80063b4 <HAL_GPIO_Init+0x308>)
 8006244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800624a:	60fb      	str	r3, [r7, #12]
 800624c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800624e:	4a5a      	ldr	r2, [pc, #360]	; (80063b8 <HAL_GPIO_Init+0x30c>)
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	089b      	lsrs	r3, r3, #2
 8006254:	3302      	adds	r3, #2
 8006256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f003 0303 	and.w	r3, r3, #3
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	220f      	movs	r2, #15
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	43db      	mvns	r3, r3
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	4013      	ands	r3, r2
 8006270:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a51      	ldr	r2, [pc, #324]	; (80063bc <HAL_GPIO_Init+0x310>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d02b      	beq.n	80062d2 <HAL_GPIO_Init+0x226>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a50      	ldr	r2, [pc, #320]	; (80063c0 <HAL_GPIO_Init+0x314>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d025      	beq.n	80062ce <HAL_GPIO_Init+0x222>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a4f      	ldr	r2, [pc, #316]	; (80063c4 <HAL_GPIO_Init+0x318>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d01f      	beq.n	80062ca <HAL_GPIO_Init+0x21e>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a4e      	ldr	r2, [pc, #312]	; (80063c8 <HAL_GPIO_Init+0x31c>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d019      	beq.n	80062c6 <HAL_GPIO_Init+0x21a>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a4d      	ldr	r2, [pc, #308]	; (80063cc <HAL_GPIO_Init+0x320>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d013      	beq.n	80062c2 <HAL_GPIO_Init+0x216>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a4c      	ldr	r2, [pc, #304]	; (80063d0 <HAL_GPIO_Init+0x324>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d00d      	beq.n	80062be <HAL_GPIO_Init+0x212>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a4b      	ldr	r2, [pc, #300]	; (80063d4 <HAL_GPIO_Init+0x328>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d007      	beq.n	80062ba <HAL_GPIO_Init+0x20e>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a4a      	ldr	r2, [pc, #296]	; (80063d8 <HAL_GPIO_Init+0x32c>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d101      	bne.n	80062b6 <HAL_GPIO_Init+0x20a>
 80062b2:	2307      	movs	r3, #7
 80062b4:	e00e      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062b6:	2308      	movs	r3, #8
 80062b8:	e00c      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062ba:	2306      	movs	r3, #6
 80062bc:	e00a      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062be:	2305      	movs	r3, #5
 80062c0:	e008      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062c2:	2304      	movs	r3, #4
 80062c4:	e006      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062c6:	2303      	movs	r3, #3
 80062c8:	e004      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062ca:	2302      	movs	r3, #2
 80062cc:	e002      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <HAL_GPIO_Init+0x228>
 80062d2:	2300      	movs	r3, #0
 80062d4:	69fa      	ldr	r2, [r7, #28]
 80062d6:	f002 0203 	and.w	r2, r2, #3
 80062da:	0092      	lsls	r2, r2, #2
 80062dc:	4093      	lsls	r3, r2
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80062e4:	4934      	ldr	r1, [pc, #208]	; (80063b8 <HAL_GPIO_Init+0x30c>)
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	089b      	lsrs	r3, r3, #2
 80062ea:	3302      	adds	r3, #2
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062f2:	4b3a      	ldr	r3, [pc, #232]	; (80063dc <HAL_GPIO_Init+0x330>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	43db      	mvns	r3, r3
 80062fc:	69ba      	ldr	r2, [r7, #24]
 80062fe:	4013      	ands	r3, r2
 8006300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006316:	4a31      	ldr	r2, [pc, #196]	; (80063dc <HAL_GPIO_Init+0x330>)
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800631c:	4b2f      	ldr	r3, [pc, #188]	; (80063dc <HAL_GPIO_Init+0x330>)
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	43db      	mvns	r3, r3
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	4013      	ands	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006338:	69ba      	ldr	r2, [r7, #24]
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	4313      	orrs	r3, r2
 800633e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006340:	4a26      	ldr	r2, [pc, #152]	; (80063dc <HAL_GPIO_Init+0x330>)
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006346:	4b25      	ldr	r3, [pc, #148]	; (80063dc <HAL_GPIO_Init+0x330>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	43db      	mvns	r3, r3
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	4013      	ands	r3, r2
 8006354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800636a:	4a1c      	ldr	r2, [pc, #112]	; (80063dc <HAL_GPIO_Init+0x330>)
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006370:	4b1a      	ldr	r3, [pc, #104]	; (80063dc <HAL_GPIO_Init+0x330>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	43db      	mvns	r3, r3
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	4013      	ands	r3, r2
 800637e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006394:	4a11      	ldr	r2, [pc, #68]	; (80063dc <HAL_GPIO_Init+0x330>)
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	3301      	adds	r3, #1
 800639e:	61fb      	str	r3, [r7, #28]
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	2b0f      	cmp	r3, #15
 80063a4:	f67f ae90 	bls.w	80060c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80063a8:	bf00      	nop
 80063aa:	3724      	adds	r7, #36	; 0x24
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	40023800 	.word	0x40023800
 80063b8:	40013800 	.word	0x40013800
 80063bc:	40020000 	.word	0x40020000
 80063c0:	40020400 	.word	0x40020400
 80063c4:	40020800 	.word	0x40020800
 80063c8:	40020c00 	.word	0x40020c00
 80063cc:	40021000 	.word	0x40021000
 80063d0:	40021400 	.word	0x40021400
 80063d4:	40021800 	.word	0x40021800
 80063d8:	40021c00 	.word	0x40021c00
 80063dc:	40013c00 	.word	0x40013c00

080063e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	460b      	mov	r3, r1
 80063ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	887b      	ldrh	r3, [r7, #2]
 80063f2:	4013      	ands	r3, r2
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80063f8:	2301      	movs	r3, #1
 80063fa:	73fb      	strb	r3, [r7, #15]
 80063fc:	e001      	b.n	8006402 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80063fe:	2300      	movs	r3, #0
 8006400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006402:	7bfb      	ldrb	r3, [r7, #15]
}
 8006404:	4618      	mov	r0, r3
 8006406:	3714      	adds	r7, #20
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	807b      	strh	r3, [r7, #2]
 800641c:	4613      	mov	r3, r2
 800641e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006420:	787b      	ldrb	r3, [r7, #1]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006426:	887a      	ldrh	r2, [r7, #2]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800642c:	e003      	b.n	8006436 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800642e:	887b      	ldrh	r3, [r7, #2]
 8006430:	041a      	lsls	r2, r3, #16
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	619a      	str	r2, [r3, #24]
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	460b      	mov	r3, r1
 800644c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	695a      	ldr	r2, [r3, #20]
 8006452:	887b      	ldrh	r3, [r7, #2]
 8006454:	401a      	ands	r2, r3
 8006456:	887b      	ldrh	r3, [r7, #2]
 8006458:	429a      	cmp	r2, r3
 800645a:	d104      	bne.n	8006466 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800645c:	887b      	ldrh	r3, [r7, #2]
 800645e:	041a      	lsls	r2, r3, #16
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8006464:	e002      	b.n	800646c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8006466:	887a      	ldrh	r2, [r7, #2]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	619a      	str	r2, [r3, #24]
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	4603      	mov	r3, r0
 8006480:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006482:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006484:	695a      	ldr	r2, [r3, #20]
 8006486:	88fb      	ldrh	r3, [r7, #6]
 8006488:	4013      	ands	r3, r2
 800648a:	2b00      	cmp	r3, #0
 800648c:	d006      	beq.n	800649c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800648e:	4a05      	ldr	r2, [pc, #20]	; (80064a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006490:	88fb      	ldrh	r3, [r7, #6]
 8006492:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006494:	88fb      	ldrh	r3, [r7, #6]
 8006496:	4618      	mov	r0, r3
 8006498:	f7ff f9e0 	bl	800585c <HAL_GPIO_EXTI_Callback>
  }
}
 800649c:	bf00      	nop
 800649e:	3708      	adds	r7, #8
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	40013c00 	.word	0x40013c00

080064a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b086      	sub	sp, #24
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d101      	bne.n	80064ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e25b      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d075      	beq.n	80065b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064c6:	4ba3      	ldr	r3, [pc, #652]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 030c 	and.w	r3, r3, #12
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d00c      	beq.n	80064ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064d2:	4ba0      	ldr	r3, [pc, #640]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d112      	bne.n	8006504 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064de:	4b9d      	ldr	r3, [pc, #628]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064ea:	d10b      	bne.n	8006504 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064ec:	4b99      	ldr	r3, [pc, #612]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d05b      	beq.n	80065b0 <HAL_RCC_OscConfig+0x108>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d157      	bne.n	80065b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e236      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800650c:	d106      	bne.n	800651c <HAL_RCC_OscConfig+0x74>
 800650e:	4b91      	ldr	r3, [pc, #580]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a90      	ldr	r2, [pc, #576]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	e01d      	b.n	8006558 <HAL_RCC_OscConfig+0xb0>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006524:	d10c      	bne.n	8006540 <HAL_RCC_OscConfig+0x98>
 8006526:	4b8b      	ldr	r3, [pc, #556]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a8a      	ldr	r2, [pc, #552]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800652c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006530:	6013      	str	r3, [r2, #0]
 8006532:	4b88      	ldr	r3, [pc, #544]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a87      	ldr	r2, [pc, #540]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800653c:	6013      	str	r3, [r2, #0]
 800653e:	e00b      	b.n	8006558 <HAL_RCC_OscConfig+0xb0>
 8006540:	4b84      	ldr	r3, [pc, #528]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a83      	ldr	r2, [pc, #524]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	4b81      	ldr	r3, [pc, #516]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a80      	ldr	r2, [pc, #512]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d013      	beq.n	8006588 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006560:	f7ff fc42 	bl	8005de8 <HAL_GetTick>
 8006564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006566:	e008      	b.n	800657a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006568:	f7ff fc3e 	bl	8005de8 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	2b64      	cmp	r3, #100	; 0x64
 8006574:	d901      	bls.n	800657a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e1fb      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800657a:	4b76      	ldr	r3, [pc, #472]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0f0      	beq.n	8006568 <HAL_RCC_OscConfig+0xc0>
 8006586:	e014      	b.n	80065b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006588:	f7ff fc2e 	bl	8005de8 <HAL_GetTick>
 800658c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800658e:	e008      	b.n	80065a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006590:	f7ff fc2a 	bl	8005de8 <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	2b64      	cmp	r3, #100	; 0x64
 800659c:	d901      	bls.n	80065a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e1e7      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065a2:	4b6c      	ldr	r3, [pc, #432]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d1f0      	bne.n	8006590 <HAL_RCC_OscConfig+0xe8>
 80065ae:	e000      	b.n	80065b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 0302 	and.w	r3, r3, #2
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d063      	beq.n	8006686 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065be:	4b65      	ldr	r3, [pc, #404]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f003 030c 	and.w	r3, r3, #12
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00b      	beq.n	80065e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065ca:	4b62      	ldr	r3, [pc, #392]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065d2:	2b08      	cmp	r3, #8
 80065d4:	d11c      	bne.n	8006610 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065d6:	4b5f      	ldr	r3, [pc, #380]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d116      	bne.n	8006610 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065e2:	4b5c      	ldr	r3, [pc, #368]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d005      	beq.n	80065fa <HAL_RCC_OscConfig+0x152>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d001      	beq.n	80065fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e1bb      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065fa:	4b56      	ldr	r3, [pc, #344]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	00db      	lsls	r3, r3, #3
 8006608:	4952      	ldr	r1, [pc, #328]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800660a:	4313      	orrs	r3, r2
 800660c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800660e:	e03a      	b.n	8006686 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d020      	beq.n	800665a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006618:	4b4f      	ldr	r3, [pc, #316]	; (8006758 <HAL_RCC_OscConfig+0x2b0>)
 800661a:	2201      	movs	r2, #1
 800661c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661e:	f7ff fbe3 	bl	8005de8 <HAL_GetTick>
 8006622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006624:	e008      	b.n	8006638 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006626:	f7ff fbdf 	bl	8005de8 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b02      	cmp	r3, #2
 8006632:	d901      	bls.n	8006638 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e19c      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006638:	4b46      	ldr	r3, [pc, #280]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0302 	and.w	r3, r3, #2
 8006640:	2b00      	cmp	r3, #0
 8006642:	d0f0      	beq.n	8006626 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006644:	4b43      	ldr	r3, [pc, #268]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	00db      	lsls	r3, r3, #3
 8006652:	4940      	ldr	r1, [pc, #256]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006654:	4313      	orrs	r3, r2
 8006656:	600b      	str	r3, [r1, #0]
 8006658:	e015      	b.n	8006686 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800665a:	4b3f      	ldr	r3, [pc, #252]	; (8006758 <HAL_RCC_OscConfig+0x2b0>)
 800665c:	2200      	movs	r2, #0
 800665e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006660:	f7ff fbc2 	bl	8005de8 <HAL_GetTick>
 8006664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006666:	e008      	b.n	800667a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006668:	f7ff fbbe 	bl	8005de8 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b02      	cmp	r3, #2
 8006674:	d901      	bls.n	800667a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e17b      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800667a:	4b36      	ldr	r3, [pc, #216]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0302 	and.w	r3, r3, #2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1f0      	bne.n	8006668 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0308 	and.w	r3, r3, #8
 800668e:	2b00      	cmp	r3, #0
 8006690:	d030      	beq.n	80066f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d016      	beq.n	80066c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800669a:	4b30      	ldr	r3, [pc, #192]	; (800675c <HAL_RCC_OscConfig+0x2b4>)
 800669c:	2201      	movs	r2, #1
 800669e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a0:	f7ff fba2 	bl	8005de8 <HAL_GetTick>
 80066a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066a6:	e008      	b.n	80066ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066a8:	f7ff fb9e 	bl	8005de8 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d901      	bls.n	80066ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e15b      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066ba:	4b26      	ldr	r3, [pc, #152]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80066bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d0f0      	beq.n	80066a8 <HAL_RCC_OscConfig+0x200>
 80066c6:	e015      	b.n	80066f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066c8:	4b24      	ldr	r3, [pc, #144]	; (800675c <HAL_RCC_OscConfig+0x2b4>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ce:	f7ff fb8b 	bl	8005de8 <HAL_GetTick>
 80066d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066d4:	e008      	b.n	80066e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066d6:	f7ff fb87 	bl	8005de8 <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d901      	bls.n	80066e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e144      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066e8:	4b1a      	ldr	r3, [pc, #104]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 80066ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ec:	f003 0302 	and.w	r3, r3, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1f0      	bne.n	80066d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f000 80a0 	beq.w	8006842 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006702:	2300      	movs	r3, #0
 8006704:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006706:	4b13      	ldr	r3, [pc, #76]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10f      	bne.n	8006732 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006712:	2300      	movs	r3, #0
 8006714:	60bb      	str	r3, [r7, #8]
 8006716:	4b0f      	ldr	r3, [pc, #60]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	4a0e      	ldr	r2, [pc, #56]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 800671c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006720:	6413      	str	r3, [r2, #64]	; 0x40
 8006722:	4b0c      	ldr	r3, [pc, #48]	; (8006754 <HAL_RCC_OscConfig+0x2ac>)
 8006724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800672a:	60bb      	str	r3, [r7, #8]
 800672c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800672e:	2301      	movs	r3, #1
 8006730:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006732:	4b0b      	ldr	r3, [pc, #44]	; (8006760 <HAL_RCC_OscConfig+0x2b8>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800673a:	2b00      	cmp	r3, #0
 800673c:	d121      	bne.n	8006782 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800673e:	4b08      	ldr	r3, [pc, #32]	; (8006760 <HAL_RCC_OscConfig+0x2b8>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a07      	ldr	r2, [pc, #28]	; (8006760 <HAL_RCC_OscConfig+0x2b8>)
 8006744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800674a:	f7ff fb4d 	bl	8005de8 <HAL_GetTick>
 800674e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006750:	e011      	b.n	8006776 <HAL_RCC_OscConfig+0x2ce>
 8006752:	bf00      	nop
 8006754:	40023800 	.word	0x40023800
 8006758:	42470000 	.word	0x42470000
 800675c:	42470e80 	.word	0x42470e80
 8006760:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006764:	f7ff fb40 	bl	8005de8 <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	2b02      	cmp	r3, #2
 8006770:	d901      	bls.n	8006776 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e0fd      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006776:	4b81      	ldr	r3, [pc, #516]	; (800697c <HAL_RCC_OscConfig+0x4d4>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800677e:	2b00      	cmp	r3, #0
 8006780:	d0f0      	beq.n	8006764 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d106      	bne.n	8006798 <HAL_RCC_OscConfig+0x2f0>
 800678a:	4b7d      	ldr	r3, [pc, #500]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 800678c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678e:	4a7c      	ldr	r2, [pc, #496]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 8006790:	f043 0301 	orr.w	r3, r3, #1
 8006794:	6713      	str	r3, [r2, #112]	; 0x70
 8006796:	e01c      	b.n	80067d2 <HAL_RCC_OscConfig+0x32a>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	2b05      	cmp	r3, #5
 800679e:	d10c      	bne.n	80067ba <HAL_RCC_OscConfig+0x312>
 80067a0:	4b77      	ldr	r3, [pc, #476]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a4:	4a76      	ldr	r2, [pc, #472]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067a6:	f043 0304 	orr.w	r3, r3, #4
 80067aa:	6713      	str	r3, [r2, #112]	; 0x70
 80067ac:	4b74      	ldr	r3, [pc, #464]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b0:	4a73      	ldr	r2, [pc, #460]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067b2:	f043 0301 	orr.w	r3, r3, #1
 80067b6:	6713      	str	r3, [r2, #112]	; 0x70
 80067b8:	e00b      	b.n	80067d2 <HAL_RCC_OscConfig+0x32a>
 80067ba:	4b71      	ldr	r3, [pc, #452]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067be:	4a70      	ldr	r2, [pc, #448]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067c0:	f023 0301 	bic.w	r3, r3, #1
 80067c4:	6713      	str	r3, [r2, #112]	; 0x70
 80067c6:	4b6e      	ldr	r3, [pc, #440]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ca:	4a6d      	ldr	r2, [pc, #436]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067cc:	f023 0304 	bic.w	r3, r3, #4
 80067d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d015      	beq.n	8006806 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067da:	f7ff fb05 	bl	8005de8 <HAL_GetTick>
 80067de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067e0:	e00a      	b.n	80067f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067e2:	f7ff fb01 	bl	8005de8 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d901      	bls.n	80067f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e0bc      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067f8:	4b61      	ldr	r3, [pc, #388]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80067fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0ee      	beq.n	80067e2 <HAL_RCC_OscConfig+0x33a>
 8006804:	e014      	b.n	8006830 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006806:	f7ff faef 	bl	8005de8 <HAL_GetTick>
 800680a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800680c:	e00a      	b.n	8006824 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800680e:	f7ff faeb 	bl	8005de8 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	f241 3288 	movw	r2, #5000	; 0x1388
 800681c:	4293      	cmp	r3, r2
 800681e:	d901      	bls.n	8006824 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e0a6      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006824:	4b56      	ldr	r3, [pc, #344]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 8006826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1ee      	bne.n	800680e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006830:	7dfb      	ldrb	r3, [r7, #23]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d105      	bne.n	8006842 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006836:	4b52      	ldr	r3, [pc, #328]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 8006838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683a:	4a51      	ldr	r2, [pc, #324]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 800683c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006840:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	2b00      	cmp	r3, #0
 8006848:	f000 8092 	beq.w	8006970 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800684c:	4b4c      	ldr	r3, [pc, #304]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f003 030c 	and.w	r3, r3, #12
 8006854:	2b08      	cmp	r3, #8
 8006856:	d05c      	beq.n	8006912 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	2b02      	cmp	r3, #2
 800685e:	d141      	bne.n	80068e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006860:	4b48      	ldr	r3, [pc, #288]	; (8006984 <HAL_RCC_OscConfig+0x4dc>)
 8006862:	2200      	movs	r2, #0
 8006864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006866:	f7ff fabf 	bl	8005de8 <HAL_GetTick>
 800686a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800686c:	e008      	b.n	8006880 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800686e:	f7ff fabb 	bl	8005de8 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	2b02      	cmp	r3, #2
 800687a:	d901      	bls.n	8006880 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e078      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006880:	4b3f      	ldr	r3, [pc, #252]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1f0      	bne.n	800686e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	69da      	ldr	r2, [r3, #28]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	431a      	orrs	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	019b      	lsls	r3, r3, #6
 800689c:	431a      	orrs	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a2:	085b      	lsrs	r3, r3, #1
 80068a4:	3b01      	subs	r3, #1
 80068a6:	041b      	lsls	r3, r3, #16
 80068a8:	431a      	orrs	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ae:	061b      	lsls	r3, r3, #24
 80068b0:	4933      	ldr	r1, [pc, #204]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80068b2:	4313      	orrs	r3, r2
 80068b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068b6:	4b33      	ldr	r3, [pc, #204]	; (8006984 <HAL_RCC_OscConfig+0x4dc>)
 80068b8:	2201      	movs	r2, #1
 80068ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068bc:	f7ff fa94 	bl	8005de8 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068c4:	f7ff fa90 	bl	8005de8 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e04d      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068d6:	4b2a      	ldr	r3, [pc, #168]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f0      	beq.n	80068c4 <HAL_RCC_OscConfig+0x41c>
 80068e2:	e045      	b.n	8006970 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e4:	4b27      	ldr	r3, [pc, #156]	; (8006984 <HAL_RCC_OscConfig+0x4dc>)
 80068e6:	2200      	movs	r2, #0
 80068e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ea:	f7ff fa7d 	bl	8005de8 <HAL_GetTick>
 80068ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068f0:	e008      	b.n	8006904 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068f2:	f7ff fa79 	bl	8005de8 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d901      	bls.n	8006904 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e036      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006904:	4b1e      	ldr	r3, [pc, #120]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1f0      	bne.n	80068f2 <HAL_RCC_OscConfig+0x44a>
 8006910:	e02e      	b.n	8006970 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	2b01      	cmp	r3, #1
 8006918:	d101      	bne.n	800691e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e029      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800691e:	4b18      	ldr	r3, [pc, #96]	; (8006980 <HAL_RCC_OscConfig+0x4d8>)
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	429a      	cmp	r2, r3
 8006930:	d11c      	bne.n	800696c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800693c:	429a      	cmp	r2, r3
 800693e:	d115      	bne.n	800696c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006946:	4013      	ands	r3, r2
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800694c:	4293      	cmp	r3, r2
 800694e:	d10d      	bne.n	800696c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800695a:	429a      	cmp	r2, r3
 800695c:	d106      	bne.n	800696c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006968:	429a      	cmp	r2, r3
 800696a:	d001      	beq.n	8006970 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e000      	b.n	8006972 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006970:	2300      	movs	r3, #0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3718      	adds	r7, #24
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	40007000 	.word	0x40007000
 8006980:	40023800 	.word	0x40023800
 8006984:	42470060 	.word	0x42470060

08006988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d101      	bne.n	800699c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e0cc      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800699c:	4b68      	ldr	r3, [pc, #416]	; (8006b40 <HAL_RCC_ClockConfig+0x1b8>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 030f 	and.w	r3, r3, #15
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d90c      	bls.n	80069c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069aa:	4b65      	ldr	r3, [pc, #404]	; (8006b40 <HAL_RCC_ClockConfig+0x1b8>)
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069b2:	4b63      	ldr	r3, [pc, #396]	; (8006b40 <HAL_RCC_ClockConfig+0x1b8>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 030f 	and.w	r3, r3, #15
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d001      	beq.n	80069c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e0b8      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0302 	and.w	r3, r3, #2
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d020      	beq.n	8006a12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0304 	and.w	r3, r3, #4
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d005      	beq.n	80069e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069dc:	4b59      	ldr	r3, [pc, #356]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	4a58      	ldr	r2, [pc, #352]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 80069e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0308 	and.w	r3, r3, #8
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d005      	beq.n	8006a00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069f4:	4b53      	ldr	r3, [pc, #332]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	4a52      	ldr	r2, [pc, #328]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 80069fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a00:	4b50      	ldr	r3, [pc, #320]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	494d      	ldr	r1, [pc, #308]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d044      	beq.n	8006aa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d107      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a26:	4b47      	ldr	r3, [pc, #284]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d119      	bne.n	8006a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e07f      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d003      	beq.n	8006a46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a42:	2b03      	cmp	r3, #3
 8006a44:	d107      	bne.n	8006a56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a46:	4b3f      	ldr	r3, [pc, #252]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d109      	bne.n	8006a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e06f      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a56:	4b3b      	ldr	r3, [pc, #236]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e067      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a66:	4b37      	ldr	r3, [pc, #220]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f023 0203 	bic.w	r2, r3, #3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	4934      	ldr	r1, [pc, #208]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a74:	4313      	orrs	r3, r2
 8006a76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a78:	f7ff f9b6 	bl	8005de8 <HAL_GetTick>
 8006a7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a7e:	e00a      	b.n	8006a96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a80:	f7ff f9b2 	bl	8005de8 <HAL_GetTick>
 8006a84:	4602      	mov	r2, r0
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d901      	bls.n	8006a96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e04f      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a96:	4b2b      	ldr	r3, [pc, #172]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f003 020c 	and.w	r2, r3, #12
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d1eb      	bne.n	8006a80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006aa8:	4b25      	ldr	r3, [pc, #148]	; (8006b40 <HAL_RCC_ClockConfig+0x1b8>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 030f 	and.w	r3, r3, #15
 8006ab0:	683a      	ldr	r2, [r7, #0]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d20c      	bcs.n	8006ad0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ab6:	4b22      	ldr	r3, [pc, #136]	; (8006b40 <HAL_RCC_ClockConfig+0x1b8>)
 8006ab8:	683a      	ldr	r2, [r7, #0]
 8006aba:	b2d2      	uxtb	r2, r2
 8006abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006abe:	4b20      	ldr	r3, [pc, #128]	; (8006b40 <HAL_RCC_ClockConfig+0x1b8>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 030f 	and.w	r3, r3, #15
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d001      	beq.n	8006ad0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e032      	b.n	8006b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0304 	and.w	r3, r3, #4
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d008      	beq.n	8006aee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006adc:	4b19      	ldr	r3, [pc, #100]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	4916      	ldr	r1, [pc, #88]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0308 	and.w	r3, r3, #8
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d009      	beq.n	8006b0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006afa:	4b12      	ldr	r3, [pc, #72]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	00db      	lsls	r3, r3, #3
 8006b08:	490e      	ldr	r1, [pc, #56]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b0e:	f000 f821 	bl	8006b54 <HAL_RCC_GetSysClockFreq>
 8006b12:	4601      	mov	r1, r0
 8006b14:	4b0b      	ldr	r3, [pc, #44]	; (8006b44 <HAL_RCC_ClockConfig+0x1bc>)
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	091b      	lsrs	r3, r3, #4
 8006b1a:	f003 030f 	and.w	r3, r3, #15
 8006b1e:	4a0a      	ldr	r2, [pc, #40]	; (8006b48 <HAL_RCC_ClockConfig+0x1c0>)
 8006b20:	5cd3      	ldrb	r3, [r2, r3]
 8006b22:	fa21 f303 	lsr.w	r3, r1, r3
 8006b26:	4a09      	ldr	r2, [pc, #36]	; (8006b4c <HAL_RCC_ClockConfig+0x1c4>)
 8006b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b2a:	4b09      	ldr	r3, [pc, #36]	; (8006b50 <HAL_RCC_ClockConfig+0x1c8>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff f916 	bl	8005d60 <HAL_InitTick>

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	40023c00 	.word	0x40023c00
 8006b44:	40023800 	.word	0x40023800
 8006b48:	0800c46c 	.word	0x0800c46c
 8006b4c:	2000005c 	.word	0x2000005c
 8006b50:	20000060 	.word	0x20000060

08006b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	607b      	str	r3, [r7, #4]
 8006b5e:	2300      	movs	r3, #0
 8006b60:	60fb      	str	r3, [r7, #12]
 8006b62:	2300      	movs	r3, #0
 8006b64:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b6a:	4b63      	ldr	r3, [pc, #396]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f003 030c 	and.w	r3, r3, #12
 8006b72:	2b04      	cmp	r3, #4
 8006b74:	d007      	beq.n	8006b86 <HAL_RCC_GetSysClockFreq+0x32>
 8006b76:	2b08      	cmp	r3, #8
 8006b78:	d008      	beq.n	8006b8c <HAL_RCC_GetSysClockFreq+0x38>
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f040 80b4 	bne.w	8006ce8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b80:	4b5e      	ldr	r3, [pc, #376]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006b82:	60bb      	str	r3, [r7, #8]
       break;
 8006b84:	e0b3      	b.n	8006cee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b86:	4b5e      	ldr	r3, [pc, #376]	; (8006d00 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006b88:	60bb      	str	r3, [r7, #8]
      break;
 8006b8a:	e0b0      	b.n	8006cee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b8c:	4b5a      	ldr	r3, [pc, #360]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b94:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b96:	4b58      	ldr	r3, [pc, #352]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d04a      	beq.n	8006c38 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ba2:	4b55      	ldr	r3, [pc, #340]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	099b      	lsrs	r3, r3, #6
 8006ba8:	f04f 0400 	mov.w	r4, #0
 8006bac:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006bb0:	f04f 0200 	mov.w	r2, #0
 8006bb4:	ea03 0501 	and.w	r5, r3, r1
 8006bb8:	ea04 0602 	and.w	r6, r4, r2
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	4632      	mov	r2, r6
 8006bc0:	f04f 0300 	mov.w	r3, #0
 8006bc4:	f04f 0400 	mov.w	r4, #0
 8006bc8:	0154      	lsls	r4, r2, #5
 8006bca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006bce:	014b      	lsls	r3, r1, #5
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	1b49      	subs	r1, r1, r5
 8006bd6:	eb62 0206 	sbc.w	r2, r2, r6
 8006bda:	f04f 0300 	mov.w	r3, #0
 8006bde:	f04f 0400 	mov.w	r4, #0
 8006be2:	0194      	lsls	r4, r2, #6
 8006be4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006be8:	018b      	lsls	r3, r1, #6
 8006bea:	1a5b      	subs	r3, r3, r1
 8006bec:	eb64 0402 	sbc.w	r4, r4, r2
 8006bf0:	f04f 0100 	mov.w	r1, #0
 8006bf4:	f04f 0200 	mov.w	r2, #0
 8006bf8:	00e2      	lsls	r2, r4, #3
 8006bfa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006bfe:	00d9      	lsls	r1, r3, #3
 8006c00:	460b      	mov	r3, r1
 8006c02:	4614      	mov	r4, r2
 8006c04:	195b      	adds	r3, r3, r5
 8006c06:	eb44 0406 	adc.w	r4, r4, r6
 8006c0a:	f04f 0100 	mov.w	r1, #0
 8006c0e:	f04f 0200 	mov.w	r2, #0
 8006c12:	0262      	lsls	r2, r4, #9
 8006c14:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006c18:	0259      	lsls	r1, r3, #9
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4614      	mov	r4, r2
 8006c1e:	4618      	mov	r0, r3
 8006c20:	4621      	mov	r1, r4
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f04f 0400 	mov.w	r4, #0
 8006c28:	461a      	mov	r2, r3
 8006c2a:	4623      	mov	r3, r4
 8006c2c:	f7f9 ffcc 	bl	8000bc8 <__aeabi_uldivmod>
 8006c30:	4603      	mov	r3, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	60fb      	str	r3, [r7, #12]
 8006c36:	e049      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c38:	4b2f      	ldr	r3, [pc, #188]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	099b      	lsrs	r3, r3, #6
 8006c3e:	f04f 0400 	mov.w	r4, #0
 8006c42:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c46:	f04f 0200 	mov.w	r2, #0
 8006c4a:	ea03 0501 	and.w	r5, r3, r1
 8006c4e:	ea04 0602 	and.w	r6, r4, r2
 8006c52:	4629      	mov	r1, r5
 8006c54:	4632      	mov	r2, r6
 8006c56:	f04f 0300 	mov.w	r3, #0
 8006c5a:	f04f 0400 	mov.w	r4, #0
 8006c5e:	0154      	lsls	r4, r2, #5
 8006c60:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c64:	014b      	lsls	r3, r1, #5
 8006c66:	4619      	mov	r1, r3
 8006c68:	4622      	mov	r2, r4
 8006c6a:	1b49      	subs	r1, r1, r5
 8006c6c:	eb62 0206 	sbc.w	r2, r2, r6
 8006c70:	f04f 0300 	mov.w	r3, #0
 8006c74:	f04f 0400 	mov.w	r4, #0
 8006c78:	0194      	lsls	r4, r2, #6
 8006c7a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c7e:	018b      	lsls	r3, r1, #6
 8006c80:	1a5b      	subs	r3, r3, r1
 8006c82:	eb64 0402 	sbc.w	r4, r4, r2
 8006c86:	f04f 0100 	mov.w	r1, #0
 8006c8a:	f04f 0200 	mov.w	r2, #0
 8006c8e:	00e2      	lsls	r2, r4, #3
 8006c90:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c94:	00d9      	lsls	r1, r3, #3
 8006c96:	460b      	mov	r3, r1
 8006c98:	4614      	mov	r4, r2
 8006c9a:	195b      	adds	r3, r3, r5
 8006c9c:	eb44 0406 	adc.w	r4, r4, r6
 8006ca0:	f04f 0100 	mov.w	r1, #0
 8006ca4:	f04f 0200 	mov.w	r2, #0
 8006ca8:	02a2      	lsls	r2, r4, #10
 8006caa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006cae:	0299      	lsls	r1, r3, #10
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4614      	mov	r4, r2
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f04f 0400 	mov.w	r4, #0
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	4623      	mov	r3, r4
 8006cc2:	f7f9 ff81 	bl	8000bc8 <__aeabi_uldivmod>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	460c      	mov	r4, r1
 8006cca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ccc:	4b0a      	ldr	r3, [pc, #40]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	0c1b      	lsrs	r3, r3, #16
 8006cd2:	f003 0303 	and.w	r3, r3, #3
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ce4:	60bb      	str	r3, [r7, #8]
      break;
 8006ce6:	e002      	b.n	8006cee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ce8:	4b04      	ldr	r3, [pc, #16]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006cea:	60bb      	str	r3, [r7, #8]
      break;
 8006cec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cee:	68bb      	ldr	r3, [r7, #8]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cf8:	40023800 	.word	0x40023800
 8006cfc:	00f42400 	.word	0x00f42400
 8006d00:	007a1200 	.word	0x007a1200

08006d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d04:	b480      	push	{r7}
 8006d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d08:	4b03      	ldr	r3, [pc, #12]	; (8006d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	2000005c 	.word	0x2000005c

08006d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d20:	f7ff fff0 	bl	8006d04 <HAL_RCC_GetHCLKFreq>
 8006d24:	4601      	mov	r1, r0
 8006d26:	4b05      	ldr	r3, [pc, #20]	; (8006d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	0a9b      	lsrs	r3, r3, #10
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	4a03      	ldr	r2, [pc, #12]	; (8006d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d32:	5cd3      	ldrb	r3, [r2, r3]
 8006d34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	40023800 	.word	0x40023800
 8006d40:	0800c47c 	.word	0x0800c47c

08006d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d48:	f7ff ffdc 	bl	8006d04 <HAL_RCC_GetHCLKFreq>
 8006d4c:	4601      	mov	r1, r0
 8006d4e:	4b05      	ldr	r3, [pc, #20]	; (8006d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	0b5b      	lsrs	r3, r3, #13
 8006d54:	f003 0307 	and.w	r3, r3, #7
 8006d58:	4a03      	ldr	r2, [pc, #12]	; (8006d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d5a:	5cd3      	ldrb	r3, [r2, r3]
 8006d5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40023800 	.word	0x40023800
 8006d68:	0800c47c 	.word	0x0800c47c

08006d6c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b086      	sub	sp, #24
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d105      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d035      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d94:	4b62      	ldr	r3, [pc, #392]	; (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d9a:	f7ff f825 	bl	8005de8 <HAL_GetTick>
 8006d9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006da0:	e008      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006da2:	f7ff f821 	bl	8005de8 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e0b0      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006db4:	4b5b      	ldr	r3, [pc, #364]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1f0      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	019a      	lsls	r2, r3, #6
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	071b      	lsls	r3, r3, #28
 8006dcc:	4955      	ldr	r1, [pc, #340]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006dd4:	4b52      	ldr	r3, [pc, #328]	; (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dda:	f7ff f805 	bl	8005de8 <HAL_GetTick>
 8006dde:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006de0:	e008      	b.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006de2:	f7ff f801 	bl	8005de8 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	2b02      	cmp	r3, #2
 8006dee:	d901      	bls.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e090      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006df4:	4b4b      	ldr	r3, [pc, #300]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d0f0      	beq.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0302 	and.w	r3, r3, #2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 8083 	beq.w	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e0e:	2300      	movs	r3, #0
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	4b44      	ldr	r3, [pc, #272]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e16:	4a43      	ldr	r2, [pc, #268]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8006e1e:	4b41      	ldr	r3, [pc, #260]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e26:	60fb      	str	r3, [r7, #12]
 8006e28:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e2a:	4b3f      	ldr	r3, [pc, #252]	; (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a3e      	ldr	r2, [pc, #248]	; (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e34:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e36:	f7fe ffd7 	bl	8005de8 <HAL_GetTick>
 8006e3a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e3c:	e008      	b.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e3e:	f7fe ffd3 	bl	8005de8 <HAL_GetTick>
 8006e42:	4602      	mov	r2, r0
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	1ad3      	subs	r3, r2, r3
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d901      	bls.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e062      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e50:	4b35      	ldr	r3, [pc, #212]	; (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d0f0      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e5c:	4b31      	ldr	r3, [pc, #196]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e64:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d02f      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d028      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e7a:	4b2a      	ldr	r3, [pc, #168]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e82:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e84:	4b29      	ldr	r3, [pc, #164]	; (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e86:	2201      	movs	r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e8a:	4b28      	ldr	r3, [pc, #160]	; (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e90:	4a24      	ldr	r2, [pc, #144]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e96:	4b23      	ldr	r3, [pc, #140]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d114      	bne.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ea2:	f7fe ffa1 	bl	8005de8 <HAL_GetTick>
 8006ea6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ea8:	e00a      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006eaa:	f7fe ff9d 	bl	8005de8 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d901      	bls.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e02a      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ec0:	4b18      	ldr	r3, [pc, #96]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ec4:	f003 0302 	and.w	r3, r3, #2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d0ee      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ed4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ed8:	d10d      	bne.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006eda:	4b12      	ldr	r3, [pc, #72]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eee:	490d      	ldr	r1, [pc, #52]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	608b      	str	r3, [r1, #8]
 8006ef4:	e005      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006ef6:	4b0b      	ldr	r3, [pc, #44]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	4a0a      	ldr	r2, [pc, #40]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006efc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f00:	6093      	str	r3, [r2, #8]
 8006f02:	4b08      	ldr	r3, [pc, #32]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f04:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f0e:	4905      	ldr	r1, [pc, #20]	; (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	42470068 	.word	0x42470068
 8006f24:	40023800 	.word	0x40023800
 8006f28:	40007000 	.word	0x40007000
 8006f2c:	42470e40 	.word	0x42470e40

08006f30 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d101      	bne.n	8006f42 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e083      	b.n	800704a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	7f5b      	ldrb	r3, [r3, #29]
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d105      	bne.n	8006f58 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f7fe fce0 	bl	8005918 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	22ca      	movs	r2, #202	; 0xca
 8006f64:	625a      	str	r2, [r3, #36]	; 0x24
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2253      	movs	r2, #83	; 0x53
 8006f6c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 faa8 	bl	80074c4 <RTC_EnterInitMode>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d008      	beq.n	8006f8c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	22ff      	movs	r2, #255	; 0xff
 8006f80:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2204      	movs	r2, #4
 8006f86:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e05e      	b.n	800704a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	6812      	ldr	r2, [r2, #0]
 8006f96:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006f9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f9e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	6899      	ldr	r1, [r3, #8]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	430a      	orrs	r2, r1
 8006fbc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	68d2      	ldr	r2, [r2, #12]
 8006fc6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6919      	ldr	r1, [r3, #16]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	041a      	lsls	r2, r3, #16
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	430a      	orrs	r2, r1
 8006fda:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fea:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f003 0320 	and.w	r3, r3, #32
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d10e      	bne.n	8007018 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fa3a 	bl	8007474 <HAL_RTC_WaitForSynchro>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d008      	beq.n	8007018 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	22ff      	movs	r2, #255	; 0xff
 800700c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2204      	movs	r2, #4
 8007012:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e018      	b.n	800704a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007026:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	699a      	ldr	r2, [r3, #24]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	22ff      	movs	r2, #255	; 0xff
 8007040:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007048:	2300      	movs	r3, #0
  }
}
 800704a:	4618      	mov	r0, r3
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}

08007052 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007052:	b590      	push	{r4, r7, lr}
 8007054:	b087      	sub	sp, #28
 8007056:	af00      	add	r7, sp, #0
 8007058:	60f8      	str	r0, [r7, #12]
 800705a:	60b9      	str	r1, [r7, #8]
 800705c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800705e:	2300      	movs	r3, #0
 8007060:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	7f1b      	ldrb	r3, [r3, #28]
 8007066:	2b01      	cmp	r3, #1
 8007068:	d101      	bne.n	800706e <HAL_RTC_SetTime+0x1c>
 800706a:	2302      	movs	r3, #2
 800706c:	e0aa      	b.n	80071c4 <HAL_RTC_SetTime+0x172>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2201      	movs	r2, #1
 8007072:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2202      	movs	r2, #2
 8007078:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d126      	bne.n	80070ce <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708a:	2b00      	cmp	r3, #0
 800708c:	d102      	bne.n	8007094 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	2200      	movs	r2, #0
 8007092:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f000 fa3f 	bl	800751c <RTC_ByteToBcd2>
 800709e:	4603      	mov	r3, r0
 80070a0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	785b      	ldrb	r3, [r3, #1]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f000 fa38 	bl	800751c <RTC_ByteToBcd2>
 80070ac:	4603      	mov	r3, r0
 80070ae:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80070b0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	789b      	ldrb	r3, [r3, #2]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f000 fa30 	bl	800751c <RTC_ByteToBcd2>
 80070bc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80070be:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	78db      	ldrb	r3, [r3, #3]
 80070c6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80070c8:	4313      	orrs	r3, r2
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	e018      	b.n	8007100 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d102      	bne.n	80070e2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2200      	movs	r2, #0
 80070e0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	785b      	ldrb	r3, [r3, #1]
 80070ec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80070ee:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80070f4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	78db      	ldrb	r3, [r3, #3]
 80070fa:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80070fc:	4313      	orrs	r3, r2
 80070fe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	22ca      	movs	r2, #202	; 0xca
 8007106:	625a      	str	r2, [r3, #36]	; 0x24
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2253      	movs	r2, #83	; 0x53
 800710e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007110:	68f8      	ldr	r0, [r7, #12]
 8007112:	f000 f9d7 	bl	80074c4 <RTC_EnterInitMode>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00b      	beq.n	8007134 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	22ff      	movs	r2, #255	; 0xff
 8007122:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2204      	movs	r2, #4
 8007128:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e047      	b.n	80071c4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800713e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007142:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	689a      	ldr	r2, [r3, #8]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007152:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6899      	ldr	r1, [r3, #8]
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	68da      	ldr	r2, [r3, #12]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	431a      	orrs	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	430a      	orrs	r2, r1
 800716a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68da      	ldr	r2, [r3, #12]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800717a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d111      	bne.n	80071ae <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f000 f972 	bl	8007474 <HAL_RTC_WaitForSynchro>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00b      	beq.n	80071ae <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	22ff      	movs	r2, #255	; 0xff
 800719c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2204      	movs	r2, #4
 80071a2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e00a      	b.n	80071c4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	22ff      	movs	r2, #255	; 0xff
 80071b4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2201      	movs	r2, #1
 80071ba:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80071c2:	2300      	movs	r3, #0
  }
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	371c      	adds	r7, #28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd90      	pop	{r4, r7, pc}

080071cc <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80071fe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007202:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	0c1b      	lsrs	r3, r3, #16
 8007208:	b2db      	uxtb	r3, r3
 800720a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800720e:	b2da      	uxtb	r2, r3
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	0a1b      	lsrs	r3, r3, #8
 8007218:	b2db      	uxtb	r3, r3
 800721a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800721e:	b2da      	uxtb	r2, r3
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	b2db      	uxtb	r3, r3
 8007228:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800722c:	b2da      	uxtb	r2, r3
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	0c1b      	lsrs	r3, r3, #16
 8007236:	b2db      	uxtb	r3, r3
 8007238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723c:	b2da      	uxtb	r2, r3
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d11a      	bne.n	800727e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	4618      	mov	r0, r3
 800724e:	f000 f983 	bl	8007558 <RTC_Bcd2ToByte>
 8007252:	4603      	mov	r3, r0
 8007254:	461a      	mov	r2, r3
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	785b      	ldrb	r3, [r3, #1]
 800725e:	4618      	mov	r0, r3
 8007260:	f000 f97a 	bl	8007558 <RTC_Bcd2ToByte>
 8007264:	4603      	mov	r3, r0
 8007266:	461a      	mov	r2, r3
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	789b      	ldrb	r3, [r3, #2]
 8007270:	4618      	mov	r0, r3
 8007272:	f000 f971 	bl	8007558 <RTC_Bcd2ToByte>
 8007276:	4603      	mov	r3, r0
 8007278:	461a      	mov	r2, r3
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	3718      	adds	r7, #24
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007288:	b590      	push	{r4, r7, lr}
 800728a:	b087      	sub	sp, #28
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007294:	2300      	movs	r3, #0
 8007296:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	7f1b      	ldrb	r3, [r3, #28]
 800729c:	2b01      	cmp	r3, #1
 800729e:	d101      	bne.n	80072a4 <HAL_RTC_SetDate+0x1c>
 80072a0:	2302      	movs	r3, #2
 80072a2:	e094      	b.n	80073ce <HAL_RTC_SetDate+0x146>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2201      	movs	r2, #1
 80072a8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2202      	movs	r2, #2
 80072ae:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10e      	bne.n	80072d4 <HAL_RTC_SetDate+0x4c>
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	785b      	ldrb	r3, [r3, #1]
 80072ba:	f003 0310 	and.w	r3, r3, #16
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d008      	beq.n	80072d4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	785b      	ldrb	r3, [r3, #1]
 80072c6:	f023 0310 	bic.w	r3, r3, #16
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	330a      	adds	r3, #10
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d11c      	bne.n	8007314 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	78db      	ldrb	r3, [r3, #3]
 80072de:	4618      	mov	r0, r3
 80072e0:	f000 f91c 	bl	800751c <RTC_ByteToBcd2>
 80072e4:	4603      	mov	r3, r0
 80072e6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	785b      	ldrb	r3, [r3, #1]
 80072ec:	4618      	mov	r0, r3
 80072ee:	f000 f915 	bl	800751c <RTC_ByteToBcd2>
 80072f2:	4603      	mov	r3, r0
 80072f4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80072f6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	789b      	ldrb	r3, [r3, #2]
 80072fc:	4618      	mov	r0, r3
 80072fe:	f000 f90d 	bl	800751c <RTC_ByteToBcd2>
 8007302:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007304:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800730e:	4313      	orrs	r3, r2
 8007310:	617b      	str	r3, [r7, #20]
 8007312:	e00e      	b.n	8007332 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	78db      	ldrb	r3, [r3, #3]
 8007318:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	785b      	ldrb	r3, [r3, #1]
 800731e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007320:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8007326:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800732e:	4313      	orrs	r3, r2
 8007330:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	22ca      	movs	r2, #202	; 0xca
 8007338:	625a      	str	r2, [r3, #36]	; 0x24
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2253      	movs	r2, #83	; 0x53
 8007340:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f000 f8be 	bl	80074c4 <RTC_EnterInitMode>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00b      	beq.n	8007366 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	22ff      	movs	r2, #255	; 0xff
 8007354:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2204      	movs	r2, #4
 800735a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e033      	b.n	80073ce <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007370:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007374:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68da      	ldr	r2, [r3, #12]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007384:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f003 0320 	and.w	r3, r3, #32
 8007390:	2b00      	cmp	r3, #0
 8007392:	d111      	bne.n	80073b8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f000 f86d 	bl	8007474 <HAL_RTC_WaitForSynchro>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00b      	beq.n	80073b8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	22ff      	movs	r2, #255	; 0xff
 80073a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2204      	movs	r2, #4
 80073ac:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e00a      	b.n	80073ce <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	22ff      	movs	r2, #255	; 0xff
 80073be:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2201      	movs	r2, #1
 80073c4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2200      	movs	r2, #0
 80073ca:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80073cc:	2300      	movs	r3, #0
  }
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	371c      	adds	r7, #28
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd90      	pop	{r4, r7, pc}

080073d6 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80073d6:	b580      	push	{r7, lr}
 80073d8:	b086      	sub	sp, #24
 80073da:	af00      	add	r7, sp, #0
 80073dc:	60f8      	str	r0, [r7, #12]
 80073de:	60b9      	str	r1, [r7, #8]
 80073e0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80073f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80073f4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	0c1b      	lsrs	r3, r3, #16
 80073fa:	b2da      	uxtb	r2, r3
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	0a1b      	lsrs	r3, r3, #8
 8007404:	b2db      	uxtb	r3, r3
 8007406:	f003 031f 	and.w	r3, r3, #31
 800740a:	b2da      	uxtb	r2, r3
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	b2db      	uxtb	r3, r3
 8007414:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007418:	b2da      	uxtb	r2, r3
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	0b5b      	lsrs	r3, r3, #13
 8007422:	b2db      	uxtb	r3, r3
 8007424:	f003 0307 	and.w	r3, r3, #7
 8007428:	b2da      	uxtb	r2, r3
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d11a      	bne.n	800746a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	78db      	ldrb	r3, [r3, #3]
 8007438:	4618      	mov	r0, r3
 800743a:	f000 f88d 	bl	8007558 <RTC_Bcd2ToByte>
 800743e:	4603      	mov	r3, r0
 8007440:	461a      	mov	r2, r3
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	785b      	ldrb	r3, [r3, #1]
 800744a:	4618      	mov	r0, r3
 800744c:	f000 f884 	bl	8007558 <RTC_Bcd2ToByte>
 8007450:	4603      	mov	r3, r0
 8007452:	461a      	mov	r2, r3
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	789b      	ldrb	r3, [r3, #2]
 800745c:	4618      	mov	r0, r3
 800745e:	f000 f87b 	bl	8007558 <RTC_Bcd2ToByte>
 8007462:	4603      	mov	r3, r0
 8007464:	461a      	mov	r2, r3
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3718      	adds	r7, #24
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800747c:	2300      	movs	r3, #0
 800747e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68da      	ldr	r2, [r3, #12]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800748e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007490:	f7fe fcaa 	bl	8005de8 <HAL_GetTick>
 8007494:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007496:	e009      	b.n	80074ac <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007498:	f7fe fca6 	bl	8005de8 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074a6:	d901      	bls.n	80074ac <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e007      	b.n	80074bc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	f003 0320 	and.w	r3, r3, #32
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d0ee      	beq.n	8007498 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074cc:	2300      	movs	r3, #0
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d119      	bne.n	8007512 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f04f 32ff 	mov.w	r2, #4294967295
 80074e6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80074e8:	f7fe fc7e 	bl	8005de8 <HAL_GetTick>
 80074ec:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80074ee:	e009      	b.n	8007504 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80074f0:	f7fe fc7a 	bl	8005de8 <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074fe:	d901      	bls.n	8007504 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007500:	2303      	movs	r3, #3
 8007502:	e007      	b.n	8007514 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800750e:	2b00      	cmp	r3, #0
 8007510:	d0ee      	beq.n	80074f0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3710      	adds	r7, #16
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800751c:	b480      	push	{r7}
 800751e:	b085      	sub	sp, #20
 8007520:	af00      	add	r7, sp, #0
 8007522:	4603      	mov	r3, r0
 8007524:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007526:	2300      	movs	r3, #0
 8007528:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800752a:	e005      	b.n	8007538 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	3301      	adds	r3, #1
 8007530:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007532:	79fb      	ldrb	r3, [r7, #7]
 8007534:	3b0a      	subs	r3, #10
 8007536:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8007538:	79fb      	ldrb	r3, [r7, #7]
 800753a:	2b09      	cmp	r3, #9
 800753c:	d8f6      	bhi.n	800752c <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	b2db      	uxtb	r3, r3
 8007542:	011b      	lsls	r3, r3, #4
 8007544:	b2da      	uxtb	r2, r3
 8007546:	79fb      	ldrb	r3, [r7, #7]
 8007548:	4313      	orrs	r3, r2
 800754a:	b2db      	uxtb	r3, r3
}
 800754c:	4618      	mov	r0, r3
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	4603      	mov	r3, r0
 8007560:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007562:	2300      	movs	r3, #0
 8007564:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007566:	79fb      	ldrb	r3, [r7, #7]
 8007568:	091b      	lsrs	r3, r3, #4
 800756a:	b2db      	uxtb	r3, r3
 800756c:	461a      	mov	r2, r3
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	005b      	lsls	r3, r3, #1
 8007576:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8007578:	79fb      	ldrb	r3, [r7, #7]
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	b2da      	uxtb	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	b2db      	uxtb	r3, r3
 8007584:	4413      	add	r3, r2
 8007586:	b2db      	uxtb	r3, r3
}
 8007588:	4618      	mov	r0, r3
 800758a:	3714      	adds	r7, #20
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	7f1b      	ldrb	r3, [r3, #28]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d101      	bne.n	80075aa <HAL_RTCEx_SetCalibrationOutPut+0x16>
 80075a6:	2302      	movs	r3, #2
 80075a8:	e030      	b.n	800760c <HAL_RTCEx_SetCalibrationOutPut+0x78>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2201      	movs	r2, #1
 80075ae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	22ca      	movs	r2, #202	; 0xca
 80075bc:	625a      	str	r2, [r3, #36]	; 0x24
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2253      	movs	r2, #83	; 0x53
 80075c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	689a      	ldr	r2, [r3, #8]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80075d4:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	6899      	ldr	r1, [r3, #8]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	683a      	ldr	r2, [r7, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80075f4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	22ff      	movs	r2, #255	; 0xff
 80075fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d101      	bne.n	800762a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e056      	b.n	80076d8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b00      	cmp	r3, #0
 800763a:	d106      	bne.n	800764a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f7fe f97d 	bl	8005944 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2202      	movs	r2, #2
 800764e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007660:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685a      	ldr	r2, [r3, #4]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	431a      	orrs	r2, r3
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	431a      	orrs	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	431a      	orrs	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	695b      	ldr	r3, [r3, #20]
 800767c:	431a      	orrs	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	699b      	ldr	r3, [r3, #24]
 8007682:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007686:	431a      	orrs	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	69db      	ldr	r3, [r3, #28]
 800768c:	431a      	orrs	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	ea42 0103 	orr.w	r1, r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	430a      	orrs	r2, r1
 80076a0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	0c1b      	lsrs	r3, r3, #16
 80076a8:	f003 0104 	and.w	r1, r3, #4
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	69da      	ldr	r2, [r3, #28]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3708      	adds	r7, #8
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b088      	sub	sp, #32
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	603b      	str	r3, [r7, #0]
 80076ec:	4613      	mov	r3, r2
 80076ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80076f0:	2300      	movs	r3, #0
 80076f2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d101      	bne.n	8007702 <HAL_SPI_Transmit+0x22>
 80076fe:	2302      	movs	r3, #2
 8007700:	e11e      	b.n	8007940 <HAL_SPI_Transmit+0x260>
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800770a:	f7fe fb6d 	bl	8005de8 <HAL_GetTick>
 800770e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007710:	88fb      	ldrh	r3, [r7, #6]
 8007712:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800771a:	b2db      	uxtb	r3, r3
 800771c:	2b01      	cmp	r3, #1
 800771e:	d002      	beq.n	8007726 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007720:	2302      	movs	r3, #2
 8007722:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007724:	e103      	b.n	800792e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d002      	beq.n	8007732 <HAL_SPI_Transmit+0x52>
 800772c:	88fb      	ldrh	r3, [r7, #6]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d102      	bne.n	8007738 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007736:	e0fa      	b.n	800792e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2203      	movs	r2, #3
 800773c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	68ba      	ldr	r2, [r7, #8]
 800774a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	88fa      	ldrh	r2, [r7, #6]
 8007750:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	88fa      	ldrh	r2, [r7, #6]
 8007756:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2200      	movs	r2, #0
 800776e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800777e:	d107      	bne.n	8007790 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800778e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800779a:	2b40      	cmp	r3, #64	; 0x40
 800779c:	d007      	beq.n	80077ae <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077b6:	d14b      	bne.n	8007850 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d002      	beq.n	80077c6 <HAL_SPI_Transmit+0xe6>
 80077c0:	8afb      	ldrh	r3, [r7, #22]
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d13e      	bne.n	8007844 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ca:	881a      	ldrh	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d6:	1c9a      	adds	r2, r3, #2
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	3b01      	subs	r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80077ea:	e02b      	b.n	8007844 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	f003 0302 	and.w	r3, r3, #2
 80077f6:	2b02      	cmp	r3, #2
 80077f8:	d112      	bne.n	8007820 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fe:	881a      	ldrh	r2, [r3, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800780a:	1c9a      	adds	r2, r3, #2
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007814:	b29b      	uxth	r3, r3
 8007816:	3b01      	subs	r3, #1
 8007818:	b29a      	uxth	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	86da      	strh	r2, [r3, #54]	; 0x36
 800781e:	e011      	b.n	8007844 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007820:	f7fe fae2 	bl	8005de8 <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	429a      	cmp	r2, r3
 800782e:	d803      	bhi.n	8007838 <HAL_SPI_Transmit+0x158>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007836:	d102      	bne.n	800783e <HAL_SPI_Transmit+0x15e>
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d102      	bne.n	8007844 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007842:	e074      	b.n	800792e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007848:	b29b      	uxth	r3, r3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1ce      	bne.n	80077ec <HAL_SPI_Transmit+0x10c>
 800784e:	e04c      	b.n	80078ea <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d002      	beq.n	800785e <HAL_SPI_Transmit+0x17e>
 8007858:	8afb      	ldrh	r3, [r7, #22]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d140      	bne.n	80078e0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	330c      	adds	r3, #12
 8007868:	7812      	ldrb	r2, [r2, #0]
 800786a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800787a:	b29b      	uxth	r3, r3
 800787c:	3b01      	subs	r3, #1
 800787e:	b29a      	uxth	r2, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007884:	e02c      	b.n	80078e0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b02      	cmp	r3, #2
 8007892:	d113      	bne.n	80078bc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	330c      	adds	r3, #12
 800789e:	7812      	ldrb	r2, [r2, #0]
 80078a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80078ba:	e011      	b.n	80078e0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078bc:	f7fe fa94 	bl	8005de8 <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d803      	bhi.n	80078d4 <HAL_SPI_Transmit+0x1f4>
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d2:	d102      	bne.n	80078da <HAL_SPI_Transmit+0x1fa>
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d102      	bne.n	80078e0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078de:	e026      	b.n	800792e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1cd      	bne.n	8007886 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	6839      	ldr	r1, [r7, #0]
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f000 fa44 	bl	8007d7c <SPI_EndRxTxTransaction>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d002      	beq.n	8007900 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2220      	movs	r2, #32
 80078fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10a      	bne.n	800791e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007908:	2300      	movs	r3, #0
 800790a:	613b      	str	r3, [r7, #16]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	613b      	str	r3, [r7, #16]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	613b      	str	r3, [r7, #16]
 800791c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	77fb      	strb	r3, [r7, #31]
 800792a:	e000      	b.n	800792e <HAL_SPI_Transmit+0x24e>
  }

error:
 800792c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800793e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3720      	adds	r7, #32
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08c      	sub	sp, #48	; 0x30
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007956:	2301      	movs	r3, #1
 8007958:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007966:	2b01      	cmp	r3, #1
 8007968:	d101      	bne.n	800796e <HAL_SPI_TransmitReceive+0x26>
 800796a:	2302      	movs	r3, #2
 800796c:	e18a      	b.n	8007c84 <HAL_SPI_TransmitReceive+0x33c>
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007976:	f7fe fa37 	bl	8005de8 <HAL_GetTick>
 800797a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800798c:	887b      	ldrh	r3, [r7, #2]
 800798e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007994:	2b01      	cmp	r3, #1
 8007996:	d00f      	beq.n	80079b8 <HAL_SPI_TransmitReceive+0x70>
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800799e:	d107      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d103      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x68>
 80079a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d003      	beq.n	80079b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80079b0:	2302      	movs	r3, #2
 80079b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079b6:	e15b      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d005      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x82>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d002      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x82>
 80079c4:	887b      	ldrh	r3, [r7, #2]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d103      	bne.n	80079d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079d0:	e14e      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b04      	cmp	r3, #4
 80079dc:	d003      	beq.n	80079e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2205      	movs	r2, #5
 80079e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	887a      	ldrh	r2, [r7, #2]
 80079f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	887a      	ldrh	r2, [r7, #2]
 80079fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	887a      	ldrh	r2, [r7, #2]
 8007a08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	887a      	ldrh	r2, [r7, #2]
 8007a0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b40      	cmp	r3, #64	; 0x40
 8007a28:	d007      	beq.n	8007a3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a42:	d178      	bne.n	8007b36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <HAL_SPI_TransmitReceive+0x10a>
 8007a4c:	8b7b      	ldrh	r3, [r7, #26]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d166      	bne.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a56:	881a      	ldrh	r2, [r3, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a62:	1c9a      	adds	r2, r3, #2
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a76:	e053      	b.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d11b      	bne.n	8007abe <HAL_SPI_TransmitReceive+0x176>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d016      	beq.n	8007abe <HAL_SPI_TransmitReceive+0x176>
 8007a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d113      	bne.n	8007abe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	881a      	ldrh	r2, [r3, #0]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa6:	1c9a      	adds	r2, r3, #2
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d119      	bne.n	8007b00 <HAL_SPI_TransmitReceive+0x1b8>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d014      	beq.n	8007b00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68da      	ldr	r2, [r3, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae0:	b292      	uxth	r2, r2
 8007ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae8:	1c9a      	adds	r2, r3, #2
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	3b01      	subs	r3, #1
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007afc:	2301      	movs	r3, #1
 8007afe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b00:	f7fe f972 	bl	8005de8 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d807      	bhi.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
 8007b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b16:	d003      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b1e:	e0a7      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1a6      	bne.n	8007a78 <HAL_SPI_TransmitReceive+0x130>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1a1      	bne.n	8007a78 <HAL_SPI_TransmitReceive+0x130>
 8007b34:	e07c      	b.n	8007c30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <HAL_SPI_TransmitReceive+0x1fc>
 8007b3e:	8b7b      	ldrh	r3, [r7, #26]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d16b      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	330c      	adds	r3, #12
 8007b4e:	7812      	ldrb	r2, [r2, #0]
 8007b50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b56:	1c5a      	adds	r2, r3, #1
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	3b01      	subs	r3, #1
 8007b64:	b29a      	uxth	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b6a:	e057      	b.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f003 0302 	and.w	r3, r3, #2
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d11c      	bne.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d017      	beq.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
 8007b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d114      	bne.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	330c      	adds	r3, #12
 8007b94:	7812      	ldrb	r2, [r2, #0]
 8007b96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d119      	bne.n	8007bf6 <HAL_SPI_TransmitReceive+0x2ae>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d014      	beq.n	8007bf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68da      	ldr	r2, [r3, #12]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	b2d2      	uxtb	r2, r2
 8007bd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bf6:	f7fe f8f7 	bl	8005de8 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d803      	bhi.n	8007c0e <HAL_SPI_TransmitReceive+0x2c6>
 8007c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c0c:	d102      	bne.n	8007c14 <HAL_SPI_TransmitReceive+0x2cc>
 8007c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d103      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c1a:	e029      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1a2      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x224>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d19d      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 f8a1 	bl	8007d7c <SPI_EndRxTxTransaction>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d006      	beq.n	8007c4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2220      	movs	r2, #32
 8007c4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c4c:	e010      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10b      	bne.n	8007c6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	e000      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007c6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3730      	adds	r7, #48	; 0x30
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c9a:	b2db      	uxtb	r3, r3
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b084      	sub	sp, #16
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cb8:	e04c      	b.n	8007d54 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cc0:	d048      	beq.n	8007d54 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007cc2:	f7fe f891 	bl	8005de8 <HAL_GetTick>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	683a      	ldr	r2, [r7, #0]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d902      	bls.n	8007cd8 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d13d      	bne.n	8007d54 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685a      	ldr	r2, [r3, #4]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007ce6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cf0:	d111      	bne.n	8007d16 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cfa:	d004      	beq.n	8007d06 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d04:	d107      	bne.n	8007d16 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d1e:	d10f      	bne.n	8007d40 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d2e:	601a      	str	r2, [r3, #0]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d3e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007d50:	2303      	movs	r3, #3
 8007d52:	e00f      	b.n	8007d74 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	689a      	ldr	r2, [r3, #8]
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	bf0c      	ite	eq
 8007d64:	2301      	moveq	r3, #1
 8007d66:	2300      	movne	r3, #0
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	79fb      	ldrb	r3, [r7, #7]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d1a3      	bne.n	8007cba <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af02      	add	r7, sp, #8
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	60b9      	str	r1, [r7, #8]
 8007d86:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007d88:	4b1b      	ldr	r3, [pc, #108]	; (8007df8 <SPI_EndRxTxTransaction+0x7c>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a1b      	ldr	r2, [pc, #108]	; (8007dfc <SPI_EndRxTxTransaction+0x80>)
 8007d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d92:	0d5b      	lsrs	r3, r3, #21
 8007d94:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007d98:	fb02 f303 	mul.w	r3, r2, r3
 8007d9c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007da6:	d112      	bne.n	8007dce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2200      	movs	r2, #0
 8007db0:	2180      	movs	r1, #128	; 0x80
 8007db2:	68f8      	ldr	r0, [r7, #12]
 8007db4:	f7ff ff78 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d016      	beq.n	8007dec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dc2:	f043 0220 	orr.w	r2, r3, #32
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e00f      	b.n	8007dee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00a      	beq.n	8007dea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007de4:	2b80      	cmp	r3, #128	; 0x80
 8007de6:	d0f2      	beq.n	8007dce <SPI_EndRxTxTransaction+0x52>
 8007de8:	e000      	b.n	8007dec <SPI_EndRxTxTransaction+0x70>
        break;
 8007dea:	bf00      	nop
  }

  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3718      	adds	r7, #24
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	2000005c 	.word	0x2000005c
 8007dfc:	165e9f81 	.word	0x165e9f81

08007e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e01d      	b.n	8007e4e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d106      	bne.n	8007e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7fd fdd4 	bl	80059d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2202      	movs	r2, #2
 8007e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	3304      	adds	r3, #4
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4610      	mov	r0, r2
 8007e40:	f000 fb72 	bl	8008528 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3708      	adds	r7, #8
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}

08007e56 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007e56:	b480      	push	{r7}
 8007e58:	b085      	sub	sp, #20
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2202      	movs	r2, #2
 8007e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2b06      	cmp	r3, #6
 8007e76:	d007      	beq.n	8007e88 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f042 0201 	orr.w	r2, r2, #1
 8007e86:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3714      	adds	r7, #20
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e9e:	b480      	push	{r7}
 8007ea0:	b085      	sub	sp, #20
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68da      	ldr	r2, [r3, #12]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f042 0201 	orr.w	r2, r2, #1
 8007eb4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f003 0307 	and.w	r3, r3, #7
 8007ec0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2b06      	cmp	r3, #6
 8007ec6:	d007      	beq.n	8007ed8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f042 0201 	orr.w	r2, r2, #1
 8007ed6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3714      	adds	r7, #20
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr

08007ee6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b082      	sub	sp, #8
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d101      	bne.n	8007ef8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e01d      	b.n	8007f34 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d106      	bne.n	8007f12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f815 	bl	8007f3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2202      	movs	r2, #2
 8007f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	3304      	adds	r3, #4
 8007f22:	4619      	mov	r1, r3
 8007f24:	4610      	mov	r0, r2
 8007f26:	f000 faff 	bl	8008528 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3708      	adds	r7, #8
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 fdca 	bl	8008afc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a15      	ldr	r2, [pc, #84]	; (8007fc4 <HAL_TIM_PWM_Start+0x74>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d004      	beq.n	8007f7c <HAL_TIM_PWM_Start+0x2c>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a14      	ldr	r2, [pc, #80]	; (8007fc8 <HAL_TIM_PWM_Start+0x78>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d101      	bne.n	8007f80 <HAL_TIM_PWM_Start+0x30>
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e000      	b.n	8007f82 <HAL_TIM_PWM_Start+0x32>
 8007f80:	2300      	movs	r3, #0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d007      	beq.n	8007f96 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	f003 0307 	and.w	r3, r3, #7
 8007fa0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2b06      	cmp	r3, #6
 8007fa6:	d007      	beq.n	8007fb8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f042 0201 	orr.w	r2, r2, #1
 8007fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	40010000 	.word	0x40010000
 8007fc8:	40010400 	.word	0x40010400

08007fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	f003 0302 	and.w	r3, r3, #2
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d122      	bne.n	8008028 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	f003 0302 	and.w	r3, r3, #2
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	d11b      	bne.n	8008028 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f06f 0202 	mvn.w	r2, #2
 8007ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	f003 0303 	and.w	r3, r3, #3
 800800a:	2b00      	cmp	r3, #0
 800800c:	d003      	beq.n	8008016 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fa6b 	bl	80084ea <HAL_TIM_IC_CaptureCallback>
 8008014:	e005      	b.n	8008022 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fa5d 	bl	80084d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 fa6e 	bl	80084fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	691b      	ldr	r3, [r3, #16]
 800802e:	f003 0304 	and.w	r3, r3, #4
 8008032:	2b04      	cmp	r3, #4
 8008034:	d122      	bne.n	800807c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	f003 0304 	and.w	r3, r3, #4
 8008040:	2b04      	cmp	r3, #4
 8008042:	d11b      	bne.n	800807c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f06f 0204 	mvn.w	r2, #4
 800804c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2202      	movs	r2, #2
 8008052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800805e:	2b00      	cmp	r3, #0
 8008060:	d003      	beq.n	800806a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fa41 	bl	80084ea <HAL_TIM_IC_CaptureCallback>
 8008068:	e005      	b.n	8008076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 fa33 	bl	80084d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 fa44 	bl	80084fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	f003 0308 	and.w	r3, r3, #8
 8008086:	2b08      	cmp	r3, #8
 8008088:	d122      	bne.n	80080d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	f003 0308 	and.w	r3, r3, #8
 8008094:	2b08      	cmp	r3, #8
 8008096:	d11b      	bne.n	80080d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f06f 0208 	mvn.w	r2, #8
 80080a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2204      	movs	r2, #4
 80080a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	69db      	ldr	r3, [r3, #28]
 80080ae:	f003 0303 	and.w	r3, r3, #3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d003      	beq.n	80080be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 fa17 	bl	80084ea <HAL_TIM_IC_CaptureCallback>
 80080bc:	e005      	b.n	80080ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 fa09 	bl	80084d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 fa1a 	bl	80084fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	f003 0310 	and.w	r3, r3, #16
 80080da:	2b10      	cmp	r3, #16
 80080dc:	d122      	bne.n	8008124 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f003 0310 	and.w	r3, r3, #16
 80080e8:	2b10      	cmp	r3, #16
 80080ea:	d11b      	bne.n	8008124 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f06f 0210 	mvn.w	r2, #16
 80080f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2208      	movs	r2, #8
 80080fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f9ed 	bl	80084ea <HAL_TIM_IC_CaptureCallback>
 8008110:	e005      	b.n	800811e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f9df 	bl	80084d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f9f0 	bl	80084fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	f003 0301 	and.w	r3, r3, #1
 800812e:	2b01      	cmp	r3, #1
 8008130:	d10e      	bne.n	8008150 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	2b01      	cmp	r3, #1
 800813e:	d107      	bne.n	8008150 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f06f 0201 	mvn.w	r2, #1
 8008148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f7fd fb60 	bl	8005810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800815a:	2b80      	cmp	r3, #128	; 0x80
 800815c:	d10e      	bne.n	800817c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008168:	2b80      	cmp	r3, #128	; 0x80
 800816a:	d107      	bne.n	800817c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fd6c 	bl	8008c54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008186:	2b40      	cmp	r3, #64	; 0x40
 8008188:	d10e      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008194:	2b40      	cmp	r3, #64	; 0x40
 8008196:	d107      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80081a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f9b5 	bl	8008512 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	f003 0320 	and.w	r3, r3, #32
 80081b2:	2b20      	cmp	r3, #32
 80081b4:	d10e      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f003 0320 	and.w	r3, r3, #32
 80081c0:	2b20      	cmp	r3, #32
 80081c2:	d107      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f06f 0220 	mvn.w	r2, #32
 80081cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fd36 	bl	8008c40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081d4:	bf00      	nop
 80081d6:	3708      	adds	r7, #8
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b084      	sub	sp, #16
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d101      	bne.n	80081f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80081f2:	2302      	movs	r3, #2
 80081f4:	e0b4      	b.n	8008360 <HAL_TIM_PWM_ConfigChannel+0x184>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2201      	movs	r2, #1
 80081fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2202      	movs	r2, #2
 8008202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b0c      	cmp	r3, #12
 800820a:	f200 809f 	bhi.w	800834c <HAL_TIM_PWM_ConfigChannel+0x170>
 800820e:	a201      	add	r2, pc, #4	; (adr r2, 8008214 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008214:	08008249 	.word	0x08008249
 8008218:	0800834d 	.word	0x0800834d
 800821c:	0800834d 	.word	0x0800834d
 8008220:	0800834d 	.word	0x0800834d
 8008224:	08008289 	.word	0x08008289
 8008228:	0800834d 	.word	0x0800834d
 800822c:	0800834d 	.word	0x0800834d
 8008230:	0800834d 	.word	0x0800834d
 8008234:	080082cb 	.word	0x080082cb
 8008238:	0800834d 	.word	0x0800834d
 800823c:	0800834d 	.word	0x0800834d
 8008240:	0800834d 	.word	0x0800834d
 8008244:	0800830b 	.word	0x0800830b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68b9      	ldr	r1, [r7, #8]
 800824e:	4618      	mov	r0, r3
 8008250:	f000 fa0a 	bl	8008668 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	699a      	ldr	r2, [r3, #24]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f042 0208 	orr.w	r2, r2, #8
 8008262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	699a      	ldr	r2, [r3, #24]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f022 0204 	bic.w	r2, r2, #4
 8008272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6999      	ldr	r1, [r3, #24]
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	691a      	ldr	r2, [r3, #16]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	619a      	str	r2, [r3, #24]
      break;
 8008286:	e062      	b.n	800834e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68b9      	ldr	r1, [r7, #8]
 800828e:	4618      	mov	r0, r3
 8008290:	f000 fa5a 	bl	8008748 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	699a      	ldr	r2, [r3, #24]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	699a      	ldr	r2, [r3, #24]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6999      	ldr	r1, [r3, #24]
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	021a      	lsls	r2, r3, #8
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	430a      	orrs	r2, r1
 80082c6:	619a      	str	r2, [r3, #24]
      break;
 80082c8:	e041      	b.n	800834e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68b9      	ldr	r1, [r7, #8]
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 faaf 	bl	8008834 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	69da      	ldr	r2, [r3, #28]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f042 0208 	orr.w	r2, r2, #8
 80082e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69da      	ldr	r2, [r3, #28]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f022 0204 	bic.w	r2, r2, #4
 80082f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	69d9      	ldr	r1, [r3, #28]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	691a      	ldr	r2, [r3, #16]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	430a      	orrs	r2, r1
 8008306:	61da      	str	r2, [r3, #28]
      break;
 8008308:	e021      	b.n	800834e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68b9      	ldr	r1, [r7, #8]
 8008310:	4618      	mov	r0, r3
 8008312:	f000 fb03 	bl	800891c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69da      	ldr	r2, [r3, #28]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008324:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008334:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	69d9      	ldr	r1, [r3, #28]
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	021a      	lsls	r2, r3, #8
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	430a      	orrs	r2, r1
 8008348:	61da      	str	r2, [r3, #28]
      break;
 800834a:	e000      	b.n	800834e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800834c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b084      	sub	sp, #16
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008378:	2b01      	cmp	r3, #1
 800837a:	d101      	bne.n	8008380 <HAL_TIM_ConfigClockSource+0x18>
 800837c:	2302      	movs	r3, #2
 800837e:	e0a6      	b.n	80084ce <HAL_TIM_ConfigClockSource+0x166>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800839e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083a6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2b40      	cmp	r3, #64	; 0x40
 80083b6:	d067      	beq.n	8008488 <HAL_TIM_ConfigClockSource+0x120>
 80083b8:	2b40      	cmp	r3, #64	; 0x40
 80083ba:	d80b      	bhi.n	80083d4 <HAL_TIM_ConfigClockSource+0x6c>
 80083bc:	2b10      	cmp	r3, #16
 80083be:	d073      	beq.n	80084a8 <HAL_TIM_ConfigClockSource+0x140>
 80083c0:	2b10      	cmp	r3, #16
 80083c2:	d802      	bhi.n	80083ca <HAL_TIM_ConfigClockSource+0x62>
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d06f      	beq.n	80084a8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80083c8:	e078      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80083ca:	2b20      	cmp	r3, #32
 80083cc:	d06c      	beq.n	80084a8 <HAL_TIM_ConfigClockSource+0x140>
 80083ce:	2b30      	cmp	r3, #48	; 0x30
 80083d0:	d06a      	beq.n	80084a8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80083d2:	e073      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80083d4:	2b70      	cmp	r3, #112	; 0x70
 80083d6:	d00d      	beq.n	80083f4 <HAL_TIM_ConfigClockSource+0x8c>
 80083d8:	2b70      	cmp	r3, #112	; 0x70
 80083da:	d804      	bhi.n	80083e6 <HAL_TIM_ConfigClockSource+0x7e>
 80083dc:	2b50      	cmp	r3, #80	; 0x50
 80083de:	d033      	beq.n	8008448 <HAL_TIM_ConfigClockSource+0xe0>
 80083e0:	2b60      	cmp	r3, #96	; 0x60
 80083e2:	d041      	beq.n	8008468 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80083e4:	e06a      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80083e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ea:	d066      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x152>
 80083ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083f0:	d017      	beq.n	8008422 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80083f2:	e063      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6818      	ldr	r0, [r3, #0]
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	6899      	ldr	r1, [r3, #8]
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	685a      	ldr	r2, [r3, #4]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	f000 fb5a 	bl	8008abc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008416:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	609a      	str	r2, [r3, #8]
      break;
 8008420:	e04c      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6818      	ldr	r0, [r3, #0]
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	6899      	ldr	r1, [r3, #8]
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	f000 fb43 	bl	8008abc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	689a      	ldr	r2, [r3, #8]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008444:	609a      	str	r2, [r3, #8]
      break;
 8008446:	e039      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6818      	ldr	r0, [r3, #0]
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	6859      	ldr	r1, [r3, #4]
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	461a      	mov	r2, r3
 8008456:	f000 fab7 	bl	80089c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2150      	movs	r1, #80	; 0x50
 8008460:	4618      	mov	r0, r3
 8008462:	f000 fb10 	bl	8008a86 <TIM_ITRx_SetConfig>
      break;
 8008466:	e029      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6818      	ldr	r0, [r3, #0]
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	6859      	ldr	r1, [r3, #4]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	461a      	mov	r2, r3
 8008476:	f000 fad6 	bl	8008a26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2160      	movs	r1, #96	; 0x60
 8008480:	4618      	mov	r0, r3
 8008482:	f000 fb00 	bl	8008a86 <TIM_ITRx_SetConfig>
      break;
 8008486:	e019      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6818      	ldr	r0, [r3, #0]
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	6859      	ldr	r1, [r3, #4]
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	461a      	mov	r2, r3
 8008496:	f000 fa97 	bl	80089c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2140      	movs	r1, #64	; 0x40
 80084a0:	4618      	mov	r0, r3
 80084a2:	f000 faf0 	bl	8008a86 <TIM_ITRx_SetConfig>
      break;
 80084a6:	e009      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4619      	mov	r1, r3
 80084b2:	4610      	mov	r0, r2
 80084b4:	f000 fae7 	bl	8008a86 <TIM_ITRx_SetConfig>
      break;
 80084b8:	e000      	b.n	80084bc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80084ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}

080084d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084d6:	b480      	push	{r7}
 80084d8:	b083      	sub	sp, #12
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084de:	bf00      	nop
 80084e0:	370c      	adds	r7, #12
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr

080084ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b083      	sub	sp, #12
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084f2:	bf00      	nop
 80084f4:	370c      	adds	r7, #12
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr

080084fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084fe:	b480      	push	{r7}
 8008500:	b083      	sub	sp, #12
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008506:	bf00      	nop
 8008508:	370c      	adds	r7, #12
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr

08008512 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008512:	b480      	push	{r7}
 8008514:	b083      	sub	sp, #12
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800851a:	bf00      	nop
 800851c:	370c      	adds	r7, #12
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
	...

08008528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a40      	ldr	r2, [pc, #256]	; (800863c <TIM_Base_SetConfig+0x114>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d013      	beq.n	8008568 <TIM_Base_SetConfig+0x40>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008546:	d00f      	beq.n	8008568 <TIM_Base_SetConfig+0x40>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4a3d      	ldr	r2, [pc, #244]	; (8008640 <TIM_Base_SetConfig+0x118>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d00b      	beq.n	8008568 <TIM_Base_SetConfig+0x40>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4a3c      	ldr	r2, [pc, #240]	; (8008644 <TIM_Base_SetConfig+0x11c>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d007      	beq.n	8008568 <TIM_Base_SetConfig+0x40>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a3b      	ldr	r2, [pc, #236]	; (8008648 <TIM_Base_SetConfig+0x120>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d003      	beq.n	8008568 <TIM_Base_SetConfig+0x40>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4a3a      	ldr	r2, [pc, #232]	; (800864c <TIM_Base_SetConfig+0x124>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d108      	bne.n	800857a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800856e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	4313      	orrs	r3, r2
 8008578:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	4a2f      	ldr	r2, [pc, #188]	; (800863c <TIM_Base_SetConfig+0x114>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d02b      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008588:	d027      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4a2c      	ldr	r2, [pc, #176]	; (8008640 <TIM_Base_SetConfig+0x118>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d023      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a2b      	ldr	r2, [pc, #172]	; (8008644 <TIM_Base_SetConfig+0x11c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d01f      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a2a      	ldr	r2, [pc, #168]	; (8008648 <TIM_Base_SetConfig+0x120>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d01b      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a29      	ldr	r2, [pc, #164]	; (800864c <TIM_Base_SetConfig+0x124>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d017      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a28      	ldr	r2, [pc, #160]	; (8008650 <TIM_Base_SetConfig+0x128>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d013      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a27      	ldr	r2, [pc, #156]	; (8008654 <TIM_Base_SetConfig+0x12c>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d00f      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a26      	ldr	r2, [pc, #152]	; (8008658 <TIM_Base_SetConfig+0x130>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d00b      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a25      	ldr	r2, [pc, #148]	; (800865c <TIM_Base_SetConfig+0x134>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d007      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a24      	ldr	r2, [pc, #144]	; (8008660 <TIM_Base_SetConfig+0x138>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d003      	beq.n	80085da <TIM_Base_SetConfig+0xb2>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	4a23      	ldr	r2, [pc, #140]	; (8008664 <TIM_Base_SetConfig+0x13c>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d108      	bne.n	80085ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	68db      	ldr	r3, [r3, #12]
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	4313      	orrs	r3, r2
 80085ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	695b      	ldr	r3, [r3, #20]
 80085f6:	4313      	orrs	r3, r2
 80085f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	689a      	ldr	r2, [r3, #8]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4a0a      	ldr	r2, [pc, #40]	; (800863c <TIM_Base_SetConfig+0x114>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d003      	beq.n	8008620 <TIM_Base_SetConfig+0xf8>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a0c      	ldr	r2, [pc, #48]	; (800864c <TIM_Base_SetConfig+0x124>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d103      	bne.n	8008628 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	691a      	ldr	r2, [r3, #16]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	615a      	str	r2, [r3, #20]
}
 800862e:	bf00      	nop
 8008630:	3714      	adds	r7, #20
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	40010000 	.word	0x40010000
 8008640:	40000400 	.word	0x40000400
 8008644:	40000800 	.word	0x40000800
 8008648:	40000c00 	.word	0x40000c00
 800864c:	40010400 	.word	0x40010400
 8008650:	40014000 	.word	0x40014000
 8008654:	40014400 	.word	0x40014400
 8008658:	40014800 	.word	0x40014800
 800865c:	40001800 	.word	0x40001800
 8008660:	40001c00 	.word	0x40001c00
 8008664:	40002000 	.word	0x40002000

08008668 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008668:	b480      	push	{r7}
 800866a:	b087      	sub	sp, #28
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a1b      	ldr	r3, [r3, #32]
 8008676:	f023 0201 	bic.w	r2, r3, #1
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f023 0303 	bic.w	r3, r3, #3
 800869e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f023 0302 	bic.w	r3, r3, #2
 80086b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a20      	ldr	r2, [pc, #128]	; (8008740 <TIM_OC1_SetConfig+0xd8>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d003      	beq.n	80086cc <TIM_OC1_SetConfig+0x64>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	4a1f      	ldr	r2, [pc, #124]	; (8008744 <TIM_OC1_SetConfig+0xdc>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d10c      	bne.n	80086e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	f023 0308 	bic.w	r3, r3, #8
 80086d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	68db      	ldr	r3, [r3, #12]
 80086d8:	697a      	ldr	r2, [r7, #20]
 80086da:	4313      	orrs	r3, r2
 80086dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	f023 0304 	bic.w	r3, r3, #4
 80086e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4a15      	ldr	r2, [pc, #84]	; (8008740 <TIM_OC1_SetConfig+0xd8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d003      	beq.n	80086f6 <TIM_OC1_SetConfig+0x8e>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	4a14      	ldr	r2, [pc, #80]	; (8008744 <TIM_OC1_SetConfig+0xdc>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d111      	bne.n	800871a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008704:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	693a      	ldr	r2, [r7, #16]
 800870c:	4313      	orrs	r3, r2
 800870e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	699b      	ldr	r3, [r3, #24]
 8008714:	693a      	ldr	r2, [r7, #16]
 8008716:	4313      	orrs	r3, r2
 8008718:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	693a      	ldr	r2, [r7, #16]
 800871e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	685a      	ldr	r2, [r3, #4]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	621a      	str	r2, [r3, #32]
}
 8008734:	bf00      	nop
 8008736:	371c      	adds	r7, #28
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr
 8008740:	40010000 	.word	0x40010000
 8008744:	40010400 	.word	0x40010400

08008748 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008748:	b480      	push	{r7}
 800874a:	b087      	sub	sp, #28
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a1b      	ldr	r3, [r3, #32]
 8008756:	f023 0210 	bic.w	r2, r3, #16
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a1b      	ldr	r3, [r3, #32]
 8008762:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800877e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	021b      	lsls	r3, r3, #8
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	4313      	orrs	r3, r2
 800878a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f023 0320 	bic.w	r3, r3, #32
 8008792:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	011b      	lsls	r3, r3, #4
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	4313      	orrs	r3, r2
 800879e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a22      	ldr	r2, [pc, #136]	; (800882c <TIM_OC2_SetConfig+0xe4>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d003      	beq.n	80087b0 <TIM_OC2_SetConfig+0x68>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a21      	ldr	r2, [pc, #132]	; (8008830 <TIM_OC2_SetConfig+0xe8>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d10d      	bne.n	80087cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	011b      	lsls	r3, r3, #4
 80087be:	697a      	ldr	r2, [r7, #20]
 80087c0:	4313      	orrs	r3, r2
 80087c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	4a17      	ldr	r2, [pc, #92]	; (800882c <TIM_OC2_SetConfig+0xe4>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d003      	beq.n	80087dc <TIM_OC2_SetConfig+0x94>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4a16      	ldr	r2, [pc, #88]	; (8008830 <TIM_OC2_SetConfig+0xe8>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d113      	bne.n	8008804 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	695b      	ldr	r3, [r3, #20]
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	693a      	ldr	r2, [r7, #16]
 8008800:	4313      	orrs	r3, r2
 8008802:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	693a      	ldr	r2, [r7, #16]
 8008808:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	697a      	ldr	r2, [r7, #20]
 800881c:	621a      	str	r2, [r3, #32]
}
 800881e:	bf00      	nop
 8008820:	371c      	adds	r7, #28
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	40010000 	.word	0x40010000
 8008830:	40010400 	.word	0x40010400

08008834 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008834:	b480      	push	{r7}
 8008836:	b087      	sub	sp, #28
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	69db      	ldr	r3, [r3, #28]
 800885a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0303 	bic.w	r3, r3, #3
 800886a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	4313      	orrs	r3, r2
 8008874:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800887c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	021b      	lsls	r3, r3, #8
 8008884:	697a      	ldr	r2, [r7, #20]
 8008886:	4313      	orrs	r3, r2
 8008888:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4a21      	ldr	r2, [pc, #132]	; (8008914 <TIM_OC3_SetConfig+0xe0>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d003      	beq.n	800889a <TIM_OC3_SetConfig+0x66>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a20      	ldr	r2, [pc, #128]	; (8008918 <TIM_OC3_SetConfig+0xe4>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d10d      	bne.n	80088b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	021b      	lsls	r3, r3, #8
 80088a8:	697a      	ldr	r2, [r7, #20]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a16      	ldr	r2, [pc, #88]	; (8008914 <TIM_OC3_SetConfig+0xe0>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d003      	beq.n	80088c6 <TIM_OC3_SetConfig+0x92>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a15      	ldr	r2, [pc, #84]	; (8008918 <TIM_OC3_SetConfig+0xe4>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d113      	bne.n	80088ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	011b      	lsls	r3, r3, #4
 80088dc:	693a      	ldr	r2, [r7, #16]
 80088de:	4313      	orrs	r3, r2
 80088e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	699b      	ldr	r3, [r3, #24]
 80088e6:	011b      	lsls	r3, r3, #4
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	697a      	ldr	r2, [r7, #20]
 8008906:	621a      	str	r2, [r3, #32]
}
 8008908:	bf00      	nop
 800890a:	371c      	adds	r7, #28
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr
 8008914:	40010000 	.word	0x40010000
 8008918:	40010400 	.word	0x40010400

0800891c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800894a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	021b      	lsls	r3, r3, #8
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008966:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	031b      	lsls	r3, r3, #12
 800896e:	693a      	ldr	r2, [r7, #16]
 8008970:	4313      	orrs	r3, r2
 8008972:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a12      	ldr	r2, [pc, #72]	; (80089c0 <TIM_OC4_SetConfig+0xa4>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_OC4_SetConfig+0x68>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a11      	ldr	r2, [pc, #68]	; (80089c4 <TIM_OC4_SetConfig+0xa8>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d109      	bne.n	8008998 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800898a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	695b      	ldr	r3, [r3, #20]
 8008990:	019b      	lsls	r3, r3, #6
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	4313      	orrs	r3, r2
 8008996:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	68fa      	ldr	r2, [r7, #12]
 80089a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	685a      	ldr	r2, [r3, #4]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	621a      	str	r2, [r3, #32]
}
 80089b2:	bf00      	nop
 80089b4:	371c      	adds	r7, #28
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	40010000 	.word	0x40010000
 80089c4:	40010400 	.word	0x40010400

080089c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b087      	sub	sp, #28
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6a1b      	ldr	r3, [r3, #32]
 80089d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6a1b      	ldr	r3, [r3, #32]
 80089de:	f023 0201 	bic.w	r2, r3, #1
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80089f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	011b      	lsls	r3, r3, #4
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	4313      	orrs	r3, r2
 80089fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	f023 030a 	bic.w	r3, r3, #10
 8008a04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	697a      	ldr	r2, [r7, #20]
 8008a18:	621a      	str	r2, [r3, #32]
}
 8008a1a:	bf00      	nop
 8008a1c:	371c      	adds	r7, #28
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr

08008a26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b087      	sub	sp, #28
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	60f8      	str	r0, [r7, #12]
 8008a2e:	60b9      	str	r1, [r7, #8]
 8008a30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6a1b      	ldr	r3, [r3, #32]
 8008a36:	f023 0210 	bic.w	r2, r3, #16
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	699b      	ldr	r3, [r3, #24]
 8008a42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6a1b      	ldr	r3, [r3, #32]
 8008a48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008a50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	031b      	lsls	r3, r3, #12
 8008a56:	697a      	ldr	r2, [r7, #20]
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008a62:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	011b      	lsls	r3, r3, #4
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	697a      	ldr	r2, [r7, #20]
 8008a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	621a      	str	r2, [r3, #32]
}
 8008a7a:	bf00      	nop
 8008a7c:	371c      	adds	r7, #28
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b085      	sub	sp, #20
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
 8008a8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a9e:	683a      	ldr	r2, [r7, #0]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	f043 0307 	orr.w	r3, r3, #7
 8008aa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	609a      	str	r2, [r3, #8]
}
 8008ab0:	bf00      	nop
 8008ab2:	3714      	adds	r7, #20
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b087      	sub	sp, #28
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
 8008ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	021a      	lsls	r2, r3, #8
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	431a      	orrs	r2, r3
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	697a      	ldr	r2, [r7, #20]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	697a      	ldr	r2, [r7, #20]
 8008aee:	609a      	str	r2, [r3, #8]
}
 8008af0:	bf00      	nop
 8008af2:	371c      	adds	r7, #28
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr

08008afc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b087      	sub	sp, #28
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	60f8      	str	r0, [r7, #12]
 8008b04:	60b9      	str	r1, [r7, #8]
 8008b06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	f003 031f 	and.w	r3, r3, #31
 8008b0e:	2201      	movs	r2, #1
 8008b10:	fa02 f303 	lsl.w	r3, r2, r3
 8008b14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6a1a      	ldr	r2, [r3, #32]
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	43db      	mvns	r3, r3
 8008b1e:	401a      	ands	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6a1a      	ldr	r2, [r3, #32]
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	f003 031f 	and.w	r3, r3, #31
 8008b2e:	6879      	ldr	r1, [r7, #4]
 8008b30:	fa01 f303 	lsl.w	r3, r1, r3
 8008b34:	431a      	orrs	r2, r3
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	621a      	str	r2, [r3, #32]
}
 8008b3a:	bf00      	nop
 8008b3c:	371c      	adds	r7, #28
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
	...

08008b48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d101      	bne.n	8008b60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b5c:	2302      	movs	r3, #2
 8008b5e:	e05a      	b.n	8008c16 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2201      	movs	r2, #1
 8008b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2202      	movs	r2, #2
 8008b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	68fa      	ldr	r2, [r7, #12]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a21      	ldr	r2, [pc, #132]	; (8008c24 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d022      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bac:	d01d      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a1d      	ldr	r2, [pc, #116]	; (8008c28 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d018      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a1b      	ldr	r2, [pc, #108]	; (8008c2c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d013      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a1a      	ldr	r2, [pc, #104]	; (8008c30 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d00e      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a18      	ldr	r2, [pc, #96]	; (8008c34 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d009      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a17      	ldr	r2, [pc, #92]	; (8008c38 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d004      	beq.n	8008bea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a15      	ldr	r2, [pc, #84]	; (8008c3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d10c      	bne.n	8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	68ba      	ldr	r2, [r7, #8]
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c14:	2300      	movs	r3, #0
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3714      	adds	r7, #20
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	40010000 	.word	0x40010000
 8008c28:	40000400 	.word	0x40000400
 8008c2c:	40000800 	.word	0x40000800
 8008c30:	40000c00 	.word	0x40000c00
 8008c34:	40010400 	.word	0x40010400
 8008c38:	40014000 	.word	0x40014000
 8008c3c:	40001800 	.word	0x40001800

08008c40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c48:	bf00      	nop
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c5c:	bf00      	nop
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d101      	bne.n	8008c7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e03f      	b.n	8008cfa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d106      	bne.n	8008c94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f7fc ff32 	bl	8005af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2224      	movs	r2, #36	; 0x24
 8008c98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68da      	ldr	r2, [r3, #12]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008caa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 fcb3 	bl	8009618 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	691a      	ldr	r2, [r3, #16]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008cc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	695a      	ldr	r2, [r3, #20]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008cd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	68da      	ldr	r2, [r3, #12]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008ce0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2220      	movs	r2, #32
 8008cec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2220      	movs	r2, #32
 8008cf4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3708      	adds	r7, #8
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b088      	sub	sp, #32
 8008d06:	af02      	add	r7, sp, #8
 8008d08:	60f8      	str	r0, [r7, #12]
 8008d0a:	60b9      	str	r1, [r7, #8]
 8008d0c:	603b      	str	r3, [r7, #0]
 8008d0e:	4613      	mov	r3, r2
 8008d10:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008d12:	2300      	movs	r3, #0
 8008d14:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	2b20      	cmp	r3, #32
 8008d20:	f040 8083 	bne.w	8008e2a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d002      	beq.n	8008d30 <HAL_UART_Transmit+0x2e>
 8008d2a:	88fb      	ldrh	r3, [r7, #6]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e07b      	b.n	8008e2c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d101      	bne.n	8008d42 <HAL_UART_Transmit+0x40>
 8008d3e:	2302      	movs	r3, #2
 8008d40:	e074      	b.n	8008e2c <HAL_UART_Transmit+0x12a>
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2221      	movs	r2, #33	; 0x21
 8008d54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008d58:	f7fd f846 	bl	8005de8 <HAL_GetTick>
 8008d5c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	88fa      	ldrh	r2, [r7, #6]
 8008d62:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	88fa      	ldrh	r2, [r7, #6]
 8008d68:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008d72:	e042      	b.n	8008dfa <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d8a:	d122      	bne.n	8008dd2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	2200      	movs	r2, #0
 8008d94:	2180      	movs	r1, #128	; 0x80
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f000 fabe 	bl	8009318 <UART_WaitOnFlagUntilTimeout>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d001      	beq.n	8008da6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8008da2:	2303      	movs	r3, #3
 8008da4:	e042      	b.n	8008e2c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	881b      	ldrh	r3, [r3, #0]
 8008dae:	461a      	mov	r2, r3
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008db8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d103      	bne.n	8008dca <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	3302      	adds	r3, #2
 8008dc6:	60bb      	str	r3, [r7, #8]
 8008dc8:	e017      	b.n	8008dfa <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	60bb      	str	r3, [r7, #8]
 8008dd0:	e013      	b.n	8008dfa <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	9300      	str	r3, [sp, #0]
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2180      	movs	r1, #128	; 0x80
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 fa9b 	bl	8009318 <UART_WaitOnFlagUntilTimeout>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d001      	beq.n	8008dec <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008de8:	2303      	movs	r3, #3
 8008dea:	e01f      	b.n	8008e2c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	1c5a      	adds	r2, r3, #1
 8008df0:	60ba      	str	r2, [r7, #8]
 8008df2:	781a      	ldrb	r2, [r3, #0]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1b7      	bne.n	8008d74 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2140      	movs	r1, #64	; 0x40
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	f000 fa82 	bl	8009318 <UART_WaitOnFlagUntilTimeout>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e006      	b.n	8008e2c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2220      	movs	r2, #32
 8008e22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8008e26:	2300      	movs	r3, #0
 8008e28:	e000      	b.n	8008e2c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008e2a:	2302      	movs	r3, #2
  }
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af02      	add	r7, sp, #8
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	603b      	str	r3, [r7, #0]
 8008e40:	4613      	mov	r3, r2
 8008e42:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008e44:	2300      	movs	r3, #0
 8008e46:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	2b20      	cmp	r3, #32
 8008e52:	f040 8090 	bne.w	8008f76 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d002      	beq.n	8008e62 <HAL_UART_Receive+0x2e>
 8008e5c:	88fb      	ldrh	r3, [r7, #6]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d101      	bne.n	8008e66 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008e62:	2301      	movs	r3, #1
 8008e64:	e088      	b.n	8008f78 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d101      	bne.n	8008e74 <HAL_UART_Receive+0x40>
 8008e70:	2302      	movs	r3, #2
 8008e72:	e081      	b.n	8008f78 <HAL_UART_Receive+0x144>
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2222      	movs	r2, #34	; 0x22
 8008e86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008e8a:	f7fc ffad 	bl	8005de8 <HAL_GetTick>
 8008e8e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	88fa      	ldrh	r2, [r7, #6]
 8008e94:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	88fa      	ldrh	r2, [r7, #6]
 8008e9a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008ea4:	e05c      	b.n	8008f60 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	3b01      	subs	r3, #1
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ebc:	d12b      	bne.n	8008f16 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	2120      	movs	r1, #32
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 fa25 	bl	8009318 <UART_WaitOnFlagUntilTimeout>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d001      	beq.n	8008ed8 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8008ed4:	2303      	movs	r3, #3
 8008ed6:	e04f      	b.n	8008f78 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	691b      	ldr	r3, [r3, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10c      	bne.n	8008efe <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ef0:	b29a      	uxth	r2, r3
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	3302      	adds	r3, #2
 8008efa:	60bb      	str	r3, [r7, #8]
 8008efc:	e030      	b.n	8008f60 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	3301      	adds	r3, #1
 8008f12:	60bb      	str	r3, [r7, #8]
 8008f14:	e024      	b.n	8008f60 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	9300      	str	r3, [sp, #0]
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2120      	movs	r1, #32
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f000 f9f9 	bl	8009318 <UART_WaitOnFlagUntilTimeout>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d001      	beq.n	8008f30 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	e023      	b.n	8008f78 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d108      	bne.n	8008f4a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	6859      	ldr	r1, [r3, #4]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	1c5a      	adds	r2, r3, #1
 8008f42:	60ba      	str	r2, [r7, #8]
 8008f44:	b2ca      	uxtb	r2, r1
 8008f46:	701a      	strb	r2, [r3, #0]
 8008f48:	e00a      	b.n	8008f60 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	1c59      	adds	r1, r3, #1
 8008f56:	60b9      	str	r1, [r7, #8]
 8008f58:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008f5c:	b2d2      	uxtb	r2, r2
 8008f5e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d19d      	bne.n	8008ea6 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2220      	movs	r2, #32
 8008f6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8008f72:	2300      	movs	r3, #0
 8008f74:	e000      	b.n	8008f78 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8008f76:	2302      	movs	r3, #2
  }
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3718      	adds	r7, #24
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008f94:	b2db      	uxtb	r3, r3
 8008f96:	2b20      	cmp	r3, #32
 8008f98:	d140      	bne.n	800901c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d002      	beq.n	8008fa6 <HAL_UART_Receive_IT+0x26>
 8008fa0:	88fb      	ldrh	r3, [r7, #6]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d101      	bne.n	8008faa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e039      	b.n	800901e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <HAL_UART_Receive_IT+0x38>
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	e032      	b.n	800901e <HAL_UART_Receive_IT+0x9e>
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	88fa      	ldrh	r2, [r7, #6]
 8008fca:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	88fa      	ldrh	r2, [r7, #6]
 8008fd0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2222      	movs	r2, #34	; 0x22
 8008fdc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68da      	ldr	r2, [r3, #12]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ff6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	695a      	ldr	r2, [r3, #20]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f042 0201 	orr.w	r2, r2, #1
 8009006:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	68da      	ldr	r2, [r3, #12]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f042 0220 	orr.w	r2, r2, #32
 8009016:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009018:	2300      	movs	r3, #0
 800901a:	e000      	b.n	800901e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800901c:	2302      	movs	r3, #2
  }
}
 800901e:	4618      	mov	r0, r3
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr
	...

0800902c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b082      	sub	sp, #8
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	68da      	ldr	r2, [r3, #12]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009042:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	695a      	ldr	r2, [r3, #20]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f022 0201 	bic.w	r2, r2, #1
 8009052:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	695b      	ldr	r3, [r3, #20]
 800905a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800905e:	2b40      	cmp	r3, #64	; 0x40
 8009060:	d12a      	bne.n	80090b8 <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	695a      	ldr	r2, [r3, #20]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009070:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009076:	2b00      	cmp	r3, #0
 8009078:	d013      	beq.n	80090a2 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800907e:	4a16      	ldr	r2, [pc, #88]	; (80090d8 <HAL_UART_AbortReceive_IT+0xac>)
 8009080:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009086:	4618      	mov	r0, r3
 8009088:	f7fc ffed 	bl	8006066 <HAL_DMA_Abort_IT>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d01c      	beq.n	80090cc <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800909c:	4610      	mov	r0, r2
 800909e:	4798      	blx	r3
 80090a0:	e014      	b.n	80090cc <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2220      	movs	r2, #32
 80090ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 f927 	bl	8009304 <HAL_UART_AbortReceiveCpltCallback>
 80090b6:	e009      	b.n	80090cc <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2220      	movs	r2, #32
 80090c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f91c 	bl	8009304 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	08009411 	.word	0x08009411

080090dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b088      	sub	sp, #32
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	695b      	ldr	r3, [r3, #20]
 80090fa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80090fc:	2300      	movs	r3, #0
 80090fe:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009100:	2300      	movs	r3, #0
 8009102:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	f003 030f 	and.w	r3, r3, #15
 800910a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10d      	bne.n	800912e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	f003 0320 	and.w	r3, r3, #32
 8009118:	2b00      	cmp	r3, #0
 800911a:	d008      	beq.n	800912e <HAL_UART_IRQHandler+0x52>
 800911c:	69bb      	ldr	r3, [r7, #24]
 800911e:	f003 0320 	and.w	r3, r3, #32
 8009122:	2b00      	cmp	r3, #0
 8009124:	d003      	beq.n	800912e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 f9f5 	bl	8009516 <UART_Receive_IT>
      return;
 800912c:	e0d1      	b.n	80092d2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	2b00      	cmp	r3, #0
 8009132:	f000 80b0 	beq.w	8009296 <HAL_UART_IRQHandler+0x1ba>
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	f003 0301 	and.w	r3, r3, #1
 800913c:	2b00      	cmp	r3, #0
 800913e:	d105      	bne.n	800914c <HAL_UART_IRQHandler+0x70>
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 80a5 	beq.w	8009296 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	f003 0301 	and.w	r3, r3, #1
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00a      	beq.n	800916c <HAL_UART_IRQHandler+0x90>
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800915c:	2b00      	cmp	r3, #0
 800915e:	d005      	beq.n	800916c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009164:	f043 0201 	orr.w	r2, r3, #1
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	f003 0304 	and.w	r3, r3, #4
 8009172:	2b00      	cmp	r3, #0
 8009174:	d00a      	beq.n	800918c <HAL_UART_IRQHandler+0xb0>
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	f003 0301 	and.w	r3, r3, #1
 800917c:	2b00      	cmp	r3, #0
 800917e:	d005      	beq.n	800918c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009184:	f043 0202 	orr.w	r2, r3, #2
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	f003 0302 	and.w	r3, r3, #2
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00a      	beq.n	80091ac <HAL_UART_IRQHandler+0xd0>
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	f003 0301 	and.w	r3, r3, #1
 800919c:	2b00      	cmp	r3, #0
 800919e:	d005      	beq.n	80091ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091a4:	f043 0204 	orr.w	r2, r3, #4
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	f003 0308 	and.w	r3, r3, #8
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00f      	beq.n	80091d6 <HAL_UART_IRQHandler+0xfa>
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	f003 0320 	and.w	r3, r3, #32
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d104      	bne.n	80091ca <HAL_UART_IRQHandler+0xee>
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	f003 0301 	and.w	r3, r3, #1
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d005      	beq.n	80091d6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ce:	f043 0208 	orr.w	r2, r3, #8
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d078      	beq.n	80092d0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	f003 0320 	and.w	r3, r3, #32
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d007      	beq.n	80091f8 <HAL_UART_IRQHandler+0x11c>
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	f003 0320 	and.w	r3, r3, #32
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d002      	beq.n	80091f8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 f98f 	bl	8009516 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	695b      	ldr	r3, [r3, #20]
 80091fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009202:	2b40      	cmp	r3, #64	; 0x40
 8009204:	bf0c      	ite	eq
 8009206:	2301      	moveq	r3, #1
 8009208:	2300      	movne	r3, #0
 800920a:	b2db      	uxtb	r3, r3
 800920c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009212:	f003 0308 	and.w	r3, r3, #8
 8009216:	2b00      	cmp	r3, #0
 8009218:	d102      	bne.n	8009220 <HAL_UART_IRQHandler+0x144>
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d031      	beq.n	8009284 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 f8c3 	bl	80093ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	695b      	ldr	r3, [r3, #20]
 800922c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009230:	2b40      	cmp	r3, #64	; 0x40
 8009232:	d123      	bne.n	800927c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	695a      	ldr	r2, [r3, #20]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009242:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009248:	2b00      	cmp	r3, #0
 800924a:	d013      	beq.n	8009274 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009250:	4a21      	ldr	r2, [pc, #132]	; (80092d8 <HAL_UART_IRQHandler+0x1fc>)
 8009252:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009258:	4618      	mov	r0, r3
 800925a:	f7fc ff04 	bl	8006066 <HAL_DMA_Abort_IT>
 800925e:	4603      	mov	r3, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d016      	beq.n	8009292 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800926e:	4610      	mov	r0, r2
 8009270:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009272:	e00e      	b.n	8009292 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 f83b 	bl	80092f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800927a:	e00a      	b.n	8009292 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f837 	bl	80092f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009282:	e006      	b.n	8009292 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 f833 	bl	80092f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009290:	e01e      	b.n	80092d0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009292:	bf00      	nop
    return;
 8009294:	e01c      	b.n	80092d0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800929c:	2b00      	cmp	r3, #0
 800929e:	d008      	beq.n	80092b2 <HAL_UART_IRQHandler+0x1d6>
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d003      	beq.n	80092b2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f8c5 	bl	800943a <UART_Transmit_IT>
    return;
 80092b0:	e00f      	b.n	80092d2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00a      	beq.n	80092d2 <HAL_UART_IRQHandler+0x1f6>
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d005      	beq.n	80092d2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 f90d 	bl	80094e6 <UART_EndTransmit_IT>
    return;
 80092cc:	bf00      	nop
 80092ce:	e000      	b.n	80092d2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80092d0:	bf00      	nop
  }
}
 80092d2:	3720      	adds	r7, #32
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	080093e9 	.word	0x080093e9

080092dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800930c:	bf00      	nop
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	60b9      	str	r1, [r7, #8]
 8009322:	603b      	str	r3, [r7, #0]
 8009324:	4613      	mov	r3, r2
 8009326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009328:	e02c      	b.n	8009384 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009330:	d028      	beq.n	8009384 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d007      	beq.n	8009348 <UART_WaitOnFlagUntilTimeout+0x30>
 8009338:	f7fc fd56 	bl	8005de8 <HAL_GetTick>
 800933c:	4602      	mov	r2, r0
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	69ba      	ldr	r2, [r7, #24]
 8009344:	429a      	cmp	r2, r3
 8009346:	d21d      	bcs.n	8009384 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	68da      	ldr	r2, [r3, #12]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009356:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	695a      	ldr	r2, [r3, #20]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f022 0201 	bic.w	r2, r2, #1
 8009366:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2220      	movs	r2, #32
 800936c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2220      	movs	r2, #32
 8009374:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009380:	2303      	movs	r3, #3
 8009382:	e00f      	b.n	80093a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	4013      	ands	r3, r2
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	429a      	cmp	r2, r3
 8009392:	bf0c      	ite	eq
 8009394:	2301      	moveq	r3, #1
 8009396:	2300      	movne	r3, #0
 8009398:	b2db      	uxtb	r3, r3
 800939a:	461a      	mov	r2, r3
 800939c:	79fb      	ldrb	r3, [r7, #7]
 800939e:	429a      	cmp	r2, r3
 80093a0:	d0c3      	beq.n	800932a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3710      	adds	r7, #16
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b083      	sub	sp, #12
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68da      	ldr	r2, [r3, #12]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80093c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	695a      	ldr	r2, [r3, #20]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f022 0201 	bic.w	r2, r2, #1
 80093d2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2220      	movs	r2, #32
 80093d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80093dc:	bf00      	nop
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2200      	movs	r2, #0
 8009400:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f7ff ff74 	bl	80092f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009408:	bf00      	nop
 800940a:	3710      	adds	r7, #16
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800941c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2200      	movs	r2, #0
 8009422:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2220      	movs	r2, #32
 8009428:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800942c:	68f8      	ldr	r0, [r7, #12]
 800942e:	f7ff ff69 	bl	8009304 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009432:	bf00      	nop
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800943a:	b480      	push	{r7}
 800943c:	b085      	sub	sp, #20
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009448:	b2db      	uxtb	r3, r3
 800944a:	2b21      	cmp	r3, #33	; 0x21
 800944c:	d144      	bne.n	80094d8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009456:	d11a      	bne.n	800948e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6a1b      	ldr	r3, [r3, #32]
 800945c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	881b      	ldrh	r3, [r3, #0]
 8009462:	461a      	mov	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800946c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	691b      	ldr	r3, [r3, #16]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d105      	bne.n	8009482 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	1c9a      	adds	r2, r3, #2
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	621a      	str	r2, [r3, #32]
 8009480:	e00e      	b.n	80094a0 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6a1b      	ldr	r3, [r3, #32]
 8009486:	1c5a      	adds	r2, r3, #1
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	621a      	str	r2, [r3, #32]
 800948c:	e008      	b.n	80094a0 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	1c59      	adds	r1, r3, #1
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	6211      	str	r1, [r2, #32]
 8009498:	781a      	ldrb	r2, [r3, #0]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	3b01      	subs	r3, #1
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	4619      	mov	r1, r3
 80094ae:	84d1      	strh	r1, [r2, #38]	; 0x26
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d10f      	bne.n	80094d4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	68da      	ldr	r2, [r3, #12]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	68da      	ldr	r2, [r3, #12]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	e000      	b.n	80094da <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80094d8:	2302      	movs	r3, #2
  }
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3714      	adds	r7, #20
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b082      	sub	sp, #8
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68da      	ldr	r2, [r3, #12]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2220      	movs	r2, #32
 8009502:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7ff fee8 	bl	80092dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3708      	adds	r7, #8
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	b084      	sub	sp, #16
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009524:	b2db      	uxtb	r3, r3
 8009526:	2b22      	cmp	r3, #34	; 0x22
 8009528:	d171      	bne.n	800960e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009532:	d123      	bne.n	800957c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009538:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d10e      	bne.n	8009560 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	b29b      	uxth	r3, r3
 800954a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800954e:	b29a      	uxth	r2, r3
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009558:	1c9a      	adds	r2, r3, #2
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	629a      	str	r2, [r3, #40]	; 0x28
 800955e:	e029      	b.n	80095b4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	b29b      	uxth	r3, r3
 8009568:	b2db      	uxtb	r3, r3
 800956a:	b29a      	uxth	r2, r3
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009574:	1c5a      	adds	r2, r3, #1
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	629a      	str	r2, [r3, #40]	; 0x28
 800957a:	e01b      	b.n	80095b4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10a      	bne.n	800959a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6858      	ldr	r0, [r3, #4]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800958e:	1c59      	adds	r1, r3, #1
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	6291      	str	r1, [r2, #40]	; 0x28
 8009594:	b2c2      	uxtb	r2, r0
 8009596:	701a      	strb	r2, [r3, #0]
 8009598:	e00c      	b.n	80095b4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095a6:	1c58      	adds	r0, r3, #1
 80095a8:	6879      	ldr	r1, [r7, #4]
 80095aa:	6288      	str	r0, [r1, #40]	; 0x28
 80095ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80095b0:	b2d2      	uxtb	r2, r2
 80095b2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	3b01      	subs	r3, #1
 80095bc:	b29b      	uxth	r3, r3
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	4619      	mov	r1, r3
 80095c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d120      	bne.n	800960a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68da      	ldr	r2, [r3, #12]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f022 0220 	bic.w	r2, r2, #32
 80095d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	68da      	ldr	r2, [r3, #12]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80095e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	695a      	ldr	r2, [r3, #20]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f022 0201 	bic.w	r2, r2, #1
 80095f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2220      	movs	r2, #32
 80095fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f7fc f94f 	bl	80058a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8009606:	2300      	movs	r3, #0
 8009608:	e002      	b.n	8009610 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800960a:	2300      	movs	r3, #0
 800960c:	e000      	b.n	8009610 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800960e:	2302      	movs	r3, #2
  }
}
 8009610:	4618      	mov	r0, r3
 8009612:	3710      	adds	r7, #16
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800961c:	b085      	sub	sp, #20
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68da      	ldr	r2, [r3, #12]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	430a      	orrs	r2, r1
 8009636:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	691b      	ldr	r3, [r3, #16]
 8009640:	431a      	orrs	r2, r3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	695b      	ldr	r3, [r3, #20]
 8009646:	431a      	orrs	r2, r3
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	69db      	ldr	r3, [r3, #28]
 800964c:	4313      	orrs	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800965a:	f023 030c 	bic.w	r3, r3, #12
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	6812      	ldr	r2, [r2, #0]
 8009662:	68f9      	ldr	r1, [r7, #12]
 8009664:	430b      	orrs	r3, r1
 8009666:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	695b      	ldr	r3, [r3, #20]
 800966e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	699a      	ldr	r2, [r3, #24]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	430a      	orrs	r2, r1
 800967c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009686:	f040 818b 	bne.w	80099a0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4ac1      	ldr	r2, [pc, #772]	; (8009994 <UART_SetConfig+0x37c>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d005      	beq.n	80096a0 <UART_SetConfig+0x88>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4abf      	ldr	r2, [pc, #764]	; (8009998 <UART_SetConfig+0x380>)
 800969a:	4293      	cmp	r3, r2
 800969c:	f040 80bd 	bne.w	800981a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80096a0:	f7fd fb50 	bl	8006d44 <HAL_RCC_GetPCLK2Freq>
 80096a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	461d      	mov	r5, r3
 80096aa:	f04f 0600 	mov.w	r6, #0
 80096ae:	46a8      	mov	r8, r5
 80096b0:	46b1      	mov	r9, r6
 80096b2:	eb18 0308 	adds.w	r3, r8, r8
 80096b6:	eb49 0409 	adc.w	r4, r9, r9
 80096ba:	4698      	mov	r8, r3
 80096bc:	46a1      	mov	r9, r4
 80096be:	eb18 0805 	adds.w	r8, r8, r5
 80096c2:	eb49 0906 	adc.w	r9, r9, r6
 80096c6:	f04f 0100 	mov.w	r1, #0
 80096ca:	f04f 0200 	mov.w	r2, #0
 80096ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80096d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80096d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80096da:	4688      	mov	r8, r1
 80096dc:	4691      	mov	r9, r2
 80096de:	eb18 0005 	adds.w	r0, r8, r5
 80096e2:	eb49 0106 	adc.w	r1, r9, r6
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	461d      	mov	r5, r3
 80096ec:	f04f 0600 	mov.w	r6, #0
 80096f0:	196b      	adds	r3, r5, r5
 80096f2:	eb46 0406 	adc.w	r4, r6, r6
 80096f6:	461a      	mov	r2, r3
 80096f8:	4623      	mov	r3, r4
 80096fa:	f7f7 fa65 	bl	8000bc8 <__aeabi_uldivmod>
 80096fe:	4603      	mov	r3, r0
 8009700:	460c      	mov	r4, r1
 8009702:	461a      	mov	r2, r3
 8009704:	4ba5      	ldr	r3, [pc, #660]	; (800999c <UART_SetConfig+0x384>)
 8009706:	fba3 2302 	umull	r2, r3, r3, r2
 800970a:	095b      	lsrs	r3, r3, #5
 800970c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	461d      	mov	r5, r3
 8009714:	f04f 0600 	mov.w	r6, #0
 8009718:	46a9      	mov	r9, r5
 800971a:	46b2      	mov	sl, r6
 800971c:	eb19 0309 	adds.w	r3, r9, r9
 8009720:	eb4a 040a 	adc.w	r4, sl, sl
 8009724:	4699      	mov	r9, r3
 8009726:	46a2      	mov	sl, r4
 8009728:	eb19 0905 	adds.w	r9, r9, r5
 800972c:	eb4a 0a06 	adc.w	sl, sl, r6
 8009730:	f04f 0100 	mov.w	r1, #0
 8009734:	f04f 0200 	mov.w	r2, #0
 8009738:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800973c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009740:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009744:	4689      	mov	r9, r1
 8009746:	4692      	mov	sl, r2
 8009748:	eb19 0005 	adds.w	r0, r9, r5
 800974c:	eb4a 0106 	adc.w	r1, sl, r6
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	461d      	mov	r5, r3
 8009756:	f04f 0600 	mov.w	r6, #0
 800975a:	196b      	adds	r3, r5, r5
 800975c:	eb46 0406 	adc.w	r4, r6, r6
 8009760:	461a      	mov	r2, r3
 8009762:	4623      	mov	r3, r4
 8009764:	f7f7 fa30 	bl	8000bc8 <__aeabi_uldivmod>
 8009768:	4603      	mov	r3, r0
 800976a:	460c      	mov	r4, r1
 800976c:	461a      	mov	r2, r3
 800976e:	4b8b      	ldr	r3, [pc, #556]	; (800999c <UART_SetConfig+0x384>)
 8009770:	fba3 1302 	umull	r1, r3, r3, r2
 8009774:	095b      	lsrs	r3, r3, #5
 8009776:	2164      	movs	r1, #100	; 0x64
 8009778:	fb01 f303 	mul.w	r3, r1, r3
 800977c:	1ad3      	subs	r3, r2, r3
 800977e:	00db      	lsls	r3, r3, #3
 8009780:	3332      	adds	r3, #50	; 0x32
 8009782:	4a86      	ldr	r2, [pc, #536]	; (800999c <UART_SetConfig+0x384>)
 8009784:	fba2 2303 	umull	r2, r3, r2, r3
 8009788:	095b      	lsrs	r3, r3, #5
 800978a:	005b      	lsls	r3, r3, #1
 800978c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009790:	4498      	add	r8, r3
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	461d      	mov	r5, r3
 8009796:	f04f 0600 	mov.w	r6, #0
 800979a:	46a9      	mov	r9, r5
 800979c:	46b2      	mov	sl, r6
 800979e:	eb19 0309 	adds.w	r3, r9, r9
 80097a2:	eb4a 040a 	adc.w	r4, sl, sl
 80097a6:	4699      	mov	r9, r3
 80097a8:	46a2      	mov	sl, r4
 80097aa:	eb19 0905 	adds.w	r9, r9, r5
 80097ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80097b2:	f04f 0100 	mov.w	r1, #0
 80097b6:	f04f 0200 	mov.w	r2, #0
 80097ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80097be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80097c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80097c6:	4689      	mov	r9, r1
 80097c8:	4692      	mov	sl, r2
 80097ca:	eb19 0005 	adds.w	r0, r9, r5
 80097ce:	eb4a 0106 	adc.w	r1, sl, r6
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	461d      	mov	r5, r3
 80097d8:	f04f 0600 	mov.w	r6, #0
 80097dc:	196b      	adds	r3, r5, r5
 80097de:	eb46 0406 	adc.w	r4, r6, r6
 80097e2:	461a      	mov	r2, r3
 80097e4:	4623      	mov	r3, r4
 80097e6:	f7f7 f9ef 	bl	8000bc8 <__aeabi_uldivmod>
 80097ea:	4603      	mov	r3, r0
 80097ec:	460c      	mov	r4, r1
 80097ee:	461a      	mov	r2, r3
 80097f0:	4b6a      	ldr	r3, [pc, #424]	; (800999c <UART_SetConfig+0x384>)
 80097f2:	fba3 1302 	umull	r1, r3, r3, r2
 80097f6:	095b      	lsrs	r3, r3, #5
 80097f8:	2164      	movs	r1, #100	; 0x64
 80097fa:	fb01 f303 	mul.w	r3, r1, r3
 80097fe:	1ad3      	subs	r3, r2, r3
 8009800:	00db      	lsls	r3, r3, #3
 8009802:	3332      	adds	r3, #50	; 0x32
 8009804:	4a65      	ldr	r2, [pc, #404]	; (800999c <UART_SetConfig+0x384>)
 8009806:	fba2 2303 	umull	r2, r3, r2, r3
 800980a:	095b      	lsrs	r3, r3, #5
 800980c:	f003 0207 	and.w	r2, r3, #7
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4442      	add	r2, r8
 8009816:	609a      	str	r2, [r3, #8]
 8009818:	e26f      	b.n	8009cfa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800981a:	f7fd fa7f 	bl	8006d1c <HAL_RCC_GetPCLK1Freq>
 800981e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	461d      	mov	r5, r3
 8009824:	f04f 0600 	mov.w	r6, #0
 8009828:	46a8      	mov	r8, r5
 800982a:	46b1      	mov	r9, r6
 800982c:	eb18 0308 	adds.w	r3, r8, r8
 8009830:	eb49 0409 	adc.w	r4, r9, r9
 8009834:	4698      	mov	r8, r3
 8009836:	46a1      	mov	r9, r4
 8009838:	eb18 0805 	adds.w	r8, r8, r5
 800983c:	eb49 0906 	adc.w	r9, r9, r6
 8009840:	f04f 0100 	mov.w	r1, #0
 8009844:	f04f 0200 	mov.w	r2, #0
 8009848:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800984c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009850:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009854:	4688      	mov	r8, r1
 8009856:	4691      	mov	r9, r2
 8009858:	eb18 0005 	adds.w	r0, r8, r5
 800985c:	eb49 0106 	adc.w	r1, r9, r6
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	461d      	mov	r5, r3
 8009866:	f04f 0600 	mov.w	r6, #0
 800986a:	196b      	adds	r3, r5, r5
 800986c:	eb46 0406 	adc.w	r4, r6, r6
 8009870:	461a      	mov	r2, r3
 8009872:	4623      	mov	r3, r4
 8009874:	f7f7 f9a8 	bl	8000bc8 <__aeabi_uldivmod>
 8009878:	4603      	mov	r3, r0
 800987a:	460c      	mov	r4, r1
 800987c:	461a      	mov	r2, r3
 800987e:	4b47      	ldr	r3, [pc, #284]	; (800999c <UART_SetConfig+0x384>)
 8009880:	fba3 2302 	umull	r2, r3, r3, r2
 8009884:	095b      	lsrs	r3, r3, #5
 8009886:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	461d      	mov	r5, r3
 800988e:	f04f 0600 	mov.w	r6, #0
 8009892:	46a9      	mov	r9, r5
 8009894:	46b2      	mov	sl, r6
 8009896:	eb19 0309 	adds.w	r3, r9, r9
 800989a:	eb4a 040a 	adc.w	r4, sl, sl
 800989e:	4699      	mov	r9, r3
 80098a0:	46a2      	mov	sl, r4
 80098a2:	eb19 0905 	adds.w	r9, r9, r5
 80098a6:	eb4a 0a06 	adc.w	sl, sl, r6
 80098aa:	f04f 0100 	mov.w	r1, #0
 80098ae:	f04f 0200 	mov.w	r2, #0
 80098b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80098b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80098ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80098be:	4689      	mov	r9, r1
 80098c0:	4692      	mov	sl, r2
 80098c2:	eb19 0005 	adds.w	r0, r9, r5
 80098c6:	eb4a 0106 	adc.w	r1, sl, r6
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	461d      	mov	r5, r3
 80098d0:	f04f 0600 	mov.w	r6, #0
 80098d4:	196b      	adds	r3, r5, r5
 80098d6:	eb46 0406 	adc.w	r4, r6, r6
 80098da:	461a      	mov	r2, r3
 80098dc:	4623      	mov	r3, r4
 80098de:	f7f7 f973 	bl	8000bc8 <__aeabi_uldivmod>
 80098e2:	4603      	mov	r3, r0
 80098e4:	460c      	mov	r4, r1
 80098e6:	461a      	mov	r2, r3
 80098e8:	4b2c      	ldr	r3, [pc, #176]	; (800999c <UART_SetConfig+0x384>)
 80098ea:	fba3 1302 	umull	r1, r3, r3, r2
 80098ee:	095b      	lsrs	r3, r3, #5
 80098f0:	2164      	movs	r1, #100	; 0x64
 80098f2:	fb01 f303 	mul.w	r3, r1, r3
 80098f6:	1ad3      	subs	r3, r2, r3
 80098f8:	00db      	lsls	r3, r3, #3
 80098fa:	3332      	adds	r3, #50	; 0x32
 80098fc:	4a27      	ldr	r2, [pc, #156]	; (800999c <UART_SetConfig+0x384>)
 80098fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009902:	095b      	lsrs	r3, r3, #5
 8009904:	005b      	lsls	r3, r3, #1
 8009906:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800990a:	4498      	add	r8, r3
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	461d      	mov	r5, r3
 8009910:	f04f 0600 	mov.w	r6, #0
 8009914:	46a9      	mov	r9, r5
 8009916:	46b2      	mov	sl, r6
 8009918:	eb19 0309 	adds.w	r3, r9, r9
 800991c:	eb4a 040a 	adc.w	r4, sl, sl
 8009920:	4699      	mov	r9, r3
 8009922:	46a2      	mov	sl, r4
 8009924:	eb19 0905 	adds.w	r9, r9, r5
 8009928:	eb4a 0a06 	adc.w	sl, sl, r6
 800992c:	f04f 0100 	mov.w	r1, #0
 8009930:	f04f 0200 	mov.w	r2, #0
 8009934:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009938:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800993c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009940:	4689      	mov	r9, r1
 8009942:	4692      	mov	sl, r2
 8009944:	eb19 0005 	adds.w	r0, r9, r5
 8009948:	eb4a 0106 	adc.w	r1, sl, r6
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	461d      	mov	r5, r3
 8009952:	f04f 0600 	mov.w	r6, #0
 8009956:	196b      	adds	r3, r5, r5
 8009958:	eb46 0406 	adc.w	r4, r6, r6
 800995c:	461a      	mov	r2, r3
 800995e:	4623      	mov	r3, r4
 8009960:	f7f7 f932 	bl	8000bc8 <__aeabi_uldivmod>
 8009964:	4603      	mov	r3, r0
 8009966:	460c      	mov	r4, r1
 8009968:	461a      	mov	r2, r3
 800996a:	4b0c      	ldr	r3, [pc, #48]	; (800999c <UART_SetConfig+0x384>)
 800996c:	fba3 1302 	umull	r1, r3, r3, r2
 8009970:	095b      	lsrs	r3, r3, #5
 8009972:	2164      	movs	r1, #100	; 0x64
 8009974:	fb01 f303 	mul.w	r3, r1, r3
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	00db      	lsls	r3, r3, #3
 800997c:	3332      	adds	r3, #50	; 0x32
 800997e:	4a07      	ldr	r2, [pc, #28]	; (800999c <UART_SetConfig+0x384>)
 8009980:	fba2 2303 	umull	r2, r3, r2, r3
 8009984:	095b      	lsrs	r3, r3, #5
 8009986:	f003 0207 	and.w	r2, r3, #7
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4442      	add	r2, r8
 8009990:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009992:	e1b2      	b.n	8009cfa <UART_SetConfig+0x6e2>
 8009994:	40011000 	.word	0x40011000
 8009998:	40011400 	.word	0x40011400
 800999c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4ad7      	ldr	r2, [pc, #860]	; (8009d04 <UART_SetConfig+0x6ec>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d005      	beq.n	80099b6 <UART_SetConfig+0x39e>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4ad6      	ldr	r2, [pc, #856]	; (8009d08 <UART_SetConfig+0x6f0>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	f040 80d1 	bne.w	8009b58 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80099b6:	f7fd f9c5 	bl	8006d44 <HAL_RCC_GetPCLK2Freq>
 80099ba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	469a      	mov	sl, r3
 80099c0:	f04f 0b00 	mov.w	fp, #0
 80099c4:	46d0      	mov	r8, sl
 80099c6:	46d9      	mov	r9, fp
 80099c8:	eb18 0308 	adds.w	r3, r8, r8
 80099cc:	eb49 0409 	adc.w	r4, r9, r9
 80099d0:	4698      	mov	r8, r3
 80099d2:	46a1      	mov	r9, r4
 80099d4:	eb18 080a 	adds.w	r8, r8, sl
 80099d8:	eb49 090b 	adc.w	r9, r9, fp
 80099dc:	f04f 0100 	mov.w	r1, #0
 80099e0:	f04f 0200 	mov.w	r2, #0
 80099e4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80099e8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80099ec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80099f0:	4688      	mov	r8, r1
 80099f2:	4691      	mov	r9, r2
 80099f4:	eb1a 0508 	adds.w	r5, sl, r8
 80099f8:	eb4b 0609 	adc.w	r6, fp, r9
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	4619      	mov	r1, r3
 8009a02:	f04f 0200 	mov.w	r2, #0
 8009a06:	f04f 0300 	mov.w	r3, #0
 8009a0a:	f04f 0400 	mov.w	r4, #0
 8009a0e:	0094      	lsls	r4, r2, #2
 8009a10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a14:	008b      	lsls	r3, r1, #2
 8009a16:	461a      	mov	r2, r3
 8009a18:	4623      	mov	r3, r4
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	4631      	mov	r1, r6
 8009a1e:	f7f7 f8d3 	bl	8000bc8 <__aeabi_uldivmod>
 8009a22:	4603      	mov	r3, r0
 8009a24:	460c      	mov	r4, r1
 8009a26:	461a      	mov	r2, r3
 8009a28:	4bb8      	ldr	r3, [pc, #736]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a2e:	095b      	lsrs	r3, r3, #5
 8009a30:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	469b      	mov	fp, r3
 8009a38:	f04f 0c00 	mov.w	ip, #0
 8009a3c:	46d9      	mov	r9, fp
 8009a3e:	46e2      	mov	sl, ip
 8009a40:	eb19 0309 	adds.w	r3, r9, r9
 8009a44:	eb4a 040a 	adc.w	r4, sl, sl
 8009a48:	4699      	mov	r9, r3
 8009a4a:	46a2      	mov	sl, r4
 8009a4c:	eb19 090b 	adds.w	r9, r9, fp
 8009a50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009a54:	f04f 0100 	mov.w	r1, #0
 8009a58:	f04f 0200 	mov.w	r2, #0
 8009a5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009a64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009a68:	4689      	mov	r9, r1
 8009a6a:	4692      	mov	sl, r2
 8009a6c:	eb1b 0509 	adds.w	r5, fp, r9
 8009a70:	eb4c 060a 	adc.w	r6, ip, sl
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	f04f 0200 	mov.w	r2, #0
 8009a7e:	f04f 0300 	mov.w	r3, #0
 8009a82:	f04f 0400 	mov.w	r4, #0
 8009a86:	0094      	lsls	r4, r2, #2
 8009a88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a8c:	008b      	lsls	r3, r1, #2
 8009a8e:	461a      	mov	r2, r3
 8009a90:	4623      	mov	r3, r4
 8009a92:	4628      	mov	r0, r5
 8009a94:	4631      	mov	r1, r6
 8009a96:	f7f7 f897 	bl	8000bc8 <__aeabi_uldivmod>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	460c      	mov	r4, r1
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	4b9a      	ldr	r3, [pc, #616]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009aa2:	fba3 1302 	umull	r1, r3, r3, r2
 8009aa6:	095b      	lsrs	r3, r3, #5
 8009aa8:	2164      	movs	r1, #100	; 0x64
 8009aaa:	fb01 f303 	mul.w	r3, r1, r3
 8009aae:	1ad3      	subs	r3, r2, r3
 8009ab0:	011b      	lsls	r3, r3, #4
 8009ab2:	3332      	adds	r3, #50	; 0x32
 8009ab4:	4a95      	ldr	r2, [pc, #596]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aba:	095b      	lsrs	r3, r3, #5
 8009abc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009ac0:	4498      	add	r8, r3
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	469b      	mov	fp, r3
 8009ac6:	f04f 0c00 	mov.w	ip, #0
 8009aca:	46d9      	mov	r9, fp
 8009acc:	46e2      	mov	sl, ip
 8009ace:	eb19 0309 	adds.w	r3, r9, r9
 8009ad2:	eb4a 040a 	adc.w	r4, sl, sl
 8009ad6:	4699      	mov	r9, r3
 8009ad8:	46a2      	mov	sl, r4
 8009ada:	eb19 090b 	adds.w	r9, r9, fp
 8009ade:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009ae2:	f04f 0100 	mov.w	r1, #0
 8009ae6:	f04f 0200 	mov.w	r2, #0
 8009aea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009aee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009af2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009af6:	4689      	mov	r9, r1
 8009af8:	4692      	mov	sl, r2
 8009afa:	eb1b 0509 	adds.w	r5, fp, r9
 8009afe:	eb4c 060a 	adc.w	r6, ip, sl
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	4619      	mov	r1, r3
 8009b08:	f04f 0200 	mov.w	r2, #0
 8009b0c:	f04f 0300 	mov.w	r3, #0
 8009b10:	f04f 0400 	mov.w	r4, #0
 8009b14:	0094      	lsls	r4, r2, #2
 8009b16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009b1a:	008b      	lsls	r3, r1, #2
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	4623      	mov	r3, r4
 8009b20:	4628      	mov	r0, r5
 8009b22:	4631      	mov	r1, r6
 8009b24:	f7f7 f850 	bl	8000bc8 <__aeabi_uldivmod>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	4b77      	ldr	r3, [pc, #476]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009b30:	fba3 1302 	umull	r1, r3, r3, r2
 8009b34:	095b      	lsrs	r3, r3, #5
 8009b36:	2164      	movs	r1, #100	; 0x64
 8009b38:	fb01 f303 	mul.w	r3, r1, r3
 8009b3c:	1ad3      	subs	r3, r2, r3
 8009b3e:	011b      	lsls	r3, r3, #4
 8009b40:	3332      	adds	r3, #50	; 0x32
 8009b42:	4a72      	ldr	r2, [pc, #456]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009b44:	fba2 2303 	umull	r2, r3, r2, r3
 8009b48:	095b      	lsrs	r3, r3, #5
 8009b4a:	f003 020f 	and.w	r2, r3, #15
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4442      	add	r2, r8
 8009b54:	609a      	str	r2, [r3, #8]
 8009b56:	e0d0      	b.n	8009cfa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b58:	f7fd f8e0 	bl	8006d1c <HAL_RCC_GetPCLK1Freq>
 8009b5c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	469a      	mov	sl, r3
 8009b62:	f04f 0b00 	mov.w	fp, #0
 8009b66:	46d0      	mov	r8, sl
 8009b68:	46d9      	mov	r9, fp
 8009b6a:	eb18 0308 	adds.w	r3, r8, r8
 8009b6e:	eb49 0409 	adc.w	r4, r9, r9
 8009b72:	4698      	mov	r8, r3
 8009b74:	46a1      	mov	r9, r4
 8009b76:	eb18 080a 	adds.w	r8, r8, sl
 8009b7a:	eb49 090b 	adc.w	r9, r9, fp
 8009b7e:	f04f 0100 	mov.w	r1, #0
 8009b82:	f04f 0200 	mov.w	r2, #0
 8009b86:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009b8a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009b8e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009b92:	4688      	mov	r8, r1
 8009b94:	4691      	mov	r9, r2
 8009b96:	eb1a 0508 	adds.w	r5, sl, r8
 8009b9a:	eb4b 0609 	adc.w	r6, fp, r9
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	f04f 0200 	mov.w	r2, #0
 8009ba8:	f04f 0300 	mov.w	r3, #0
 8009bac:	f04f 0400 	mov.w	r4, #0
 8009bb0:	0094      	lsls	r4, r2, #2
 8009bb2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009bb6:	008b      	lsls	r3, r1, #2
 8009bb8:	461a      	mov	r2, r3
 8009bba:	4623      	mov	r3, r4
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	4631      	mov	r1, r6
 8009bc0:	f7f7 f802 	bl	8000bc8 <__aeabi_uldivmod>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	461a      	mov	r2, r3
 8009bca:	4b50      	ldr	r3, [pc, #320]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009bcc:	fba3 2302 	umull	r2, r3, r3, r2
 8009bd0:	095b      	lsrs	r3, r3, #5
 8009bd2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	469b      	mov	fp, r3
 8009bda:	f04f 0c00 	mov.w	ip, #0
 8009bde:	46d9      	mov	r9, fp
 8009be0:	46e2      	mov	sl, ip
 8009be2:	eb19 0309 	adds.w	r3, r9, r9
 8009be6:	eb4a 040a 	adc.w	r4, sl, sl
 8009bea:	4699      	mov	r9, r3
 8009bec:	46a2      	mov	sl, r4
 8009bee:	eb19 090b 	adds.w	r9, r9, fp
 8009bf2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009bf6:	f04f 0100 	mov.w	r1, #0
 8009bfa:	f04f 0200 	mov.w	r2, #0
 8009bfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009c06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009c0a:	4689      	mov	r9, r1
 8009c0c:	4692      	mov	sl, r2
 8009c0e:	eb1b 0509 	adds.w	r5, fp, r9
 8009c12:	eb4c 060a 	adc.w	r6, ip, sl
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	f04f 0200 	mov.w	r2, #0
 8009c20:	f04f 0300 	mov.w	r3, #0
 8009c24:	f04f 0400 	mov.w	r4, #0
 8009c28:	0094      	lsls	r4, r2, #2
 8009c2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009c2e:	008b      	lsls	r3, r1, #2
 8009c30:	461a      	mov	r2, r3
 8009c32:	4623      	mov	r3, r4
 8009c34:	4628      	mov	r0, r5
 8009c36:	4631      	mov	r1, r6
 8009c38:	f7f6 ffc6 	bl	8000bc8 <__aeabi_uldivmod>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	461a      	mov	r2, r3
 8009c42:	4b32      	ldr	r3, [pc, #200]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009c44:	fba3 1302 	umull	r1, r3, r3, r2
 8009c48:	095b      	lsrs	r3, r3, #5
 8009c4a:	2164      	movs	r1, #100	; 0x64
 8009c4c:	fb01 f303 	mul.w	r3, r1, r3
 8009c50:	1ad3      	subs	r3, r2, r3
 8009c52:	011b      	lsls	r3, r3, #4
 8009c54:	3332      	adds	r3, #50	; 0x32
 8009c56:	4a2d      	ldr	r2, [pc, #180]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009c58:	fba2 2303 	umull	r2, r3, r2, r3
 8009c5c:	095b      	lsrs	r3, r3, #5
 8009c5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009c62:	4498      	add	r8, r3
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	469b      	mov	fp, r3
 8009c68:	f04f 0c00 	mov.w	ip, #0
 8009c6c:	46d9      	mov	r9, fp
 8009c6e:	46e2      	mov	sl, ip
 8009c70:	eb19 0309 	adds.w	r3, r9, r9
 8009c74:	eb4a 040a 	adc.w	r4, sl, sl
 8009c78:	4699      	mov	r9, r3
 8009c7a:	46a2      	mov	sl, r4
 8009c7c:	eb19 090b 	adds.w	r9, r9, fp
 8009c80:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009c84:	f04f 0100 	mov.w	r1, #0
 8009c88:	f04f 0200 	mov.w	r2, #0
 8009c8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c90:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009c94:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009c98:	4689      	mov	r9, r1
 8009c9a:	4692      	mov	sl, r2
 8009c9c:	eb1b 0509 	adds.w	r5, fp, r9
 8009ca0:	eb4c 060a 	adc.w	r6, ip, sl
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	4619      	mov	r1, r3
 8009caa:	f04f 0200 	mov.w	r2, #0
 8009cae:	f04f 0300 	mov.w	r3, #0
 8009cb2:	f04f 0400 	mov.w	r4, #0
 8009cb6:	0094      	lsls	r4, r2, #2
 8009cb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009cbc:	008b      	lsls	r3, r1, #2
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	4623      	mov	r3, r4
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	f7f6 ff7f 	bl	8000bc8 <__aeabi_uldivmod>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	460c      	mov	r4, r1
 8009cce:	461a      	mov	r2, r3
 8009cd0:	4b0e      	ldr	r3, [pc, #56]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009cd2:	fba3 1302 	umull	r1, r3, r3, r2
 8009cd6:	095b      	lsrs	r3, r3, #5
 8009cd8:	2164      	movs	r1, #100	; 0x64
 8009cda:	fb01 f303 	mul.w	r3, r1, r3
 8009cde:	1ad3      	subs	r3, r2, r3
 8009ce0:	011b      	lsls	r3, r3, #4
 8009ce2:	3332      	adds	r3, #50	; 0x32
 8009ce4:	4a09      	ldr	r2, [pc, #36]	; (8009d0c <UART_SetConfig+0x6f4>)
 8009ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8009cea:	095b      	lsrs	r3, r3, #5
 8009cec:	f003 020f 	and.w	r2, r3, #15
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4442      	add	r2, r8
 8009cf6:	609a      	str	r2, [r3, #8]
}
 8009cf8:	e7ff      	b.n	8009cfa <UART_SetConfig+0x6e2>
 8009cfa:	bf00      	nop
 8009cfc:	3714      	adds	r7, #20
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d04:	40011000 	.word	0x40011000
 8009d08:	40011400 	.word	0x40011400
 8009d0c:	51eb851f 	.word	0x51eb851f

08009d10 <atoi>:
 8009d10:	220a      	movs	r2, #10
 8009d12:	2100      	movs	r1, #0
 8009d14:	f000 bd38 	b.w	800a788 <strtol>

08009d18 <__errno>:
 8009d18:	4b01      	ldr	r3, [pc, #4]	; (8009d20 <__errno+0x8>)
 8009d1a:	6818      	ldr	r0, [r3, #0]
 8009d1c:	4770      	bx	lr
 8009d1e:	bf00      	nop
 8009d20:	20000068 	.word	0x20000068

08009d24 <__libc_init_array>:
 8009d24:	b570      	push	{r4, r5, r6, lr}
 8009d26:	4e0d      	ldr	r6, [pc, #52]	; (8009d5c <__libc_init_array+0x38>)
 8009d28:	4c0d      	ldr	r4, [pc, #52]	; (8009d60 <__libc_init_array+0x3c>)
 8009d2a:	1ba4      	subs	r4, r4, r6
 8009d2c:	10a4      	asrs	r4, r4, #2
 8009d2e:	2500      	movs	r5, #0
 8009d30:	42a5      	cmp	r5, r4
 8009d32:	d109      	bne.n	8009d48 <__libc_init_array+0x24>
 8009d34:	4e0b      	ldr	r6, [pc, #44]	; (8009d64 <__libc_init_array+0x40>)
 8009d36:	4c0c      	ldr	r4, [pc, #48]	; (8009d68 <__libc_init_array+0x44>)
 8009d38:	f002 f902 	bl	800bf40 <_init>
 8009d3c:	1ba4      	subs	r4, r4, r6
 8009d3e:	10a4      	asrs	r4, r4, #2
 8009d40:	2500      	movs	r5, #0
 8009d42:	42a5      	cmp	r5, r4
 8009d44:	d105      	bne.n	8009d52 <__libc_init_array+0x2e>
 8009d46:	bd70      	pop	{r4, r5, r6, pc}
 8009d48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d4c:	4798      	blx	r3
 8009d4e:	3501      	adds	r5, #1
 8009d50:	e7ee      	b.n	8009d30 <__libc_init_array+0xc>
 8009d52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d56:	4798      	blx	r3
 8009d58:	3501      	adds	r5, #1
 8009d5a:	e7f2      	b.n	8009d42 <__libc_init_array+0x1e>
 8009d5c:	0800c6e8 	.word	0x0800c6e8
 8009d60:	0800c6e8 	.word	0x0800c6e8
 8009d64:	0800c6e8 	.word	0x0800c6e8
 8009d68:	0800c6ec 	.word	0x0800c6ec

08009d6c <memset>:
 8009d6c:	4402      	add	r2, r0
 8009d6e:	4603      	mov	r3, r0
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d100      	bne.n	8009d76 <memset+0xa>
 8009d74:	4770      	bx	lr
 8009d76:	f803 1b01 	strb.w	r1, [r3], #1
 8009d7a:	e7f9      	b.n	8009d70 <memset+0x4>

08009d7c <__cvt>:
 8009d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d80:	ec55 4b10 	vmov	r4, r5, d0
 8009d84:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009d86:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009d8a:	2d00      	cmp	r5, #0
 8009d8c:	460e      	mov	r6, r1
 8009d8e:	4691      	mov	r9, r2
 8009d90:	4619      	mov	r1, r3
 8009d92:	bfb8      	it	lt
 8009d94:	4622      	movlt	r2, r4
 8009d96:	462b      	mov	r3, r5
 8009d98:	f027 0720 	bic.w	r7, r7, #32
 8009d9c:	bfbb      	ittet	lt
 8009d9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009da2:	461d      	movlt	r5, r3
 8009da4:	2300      	movge	r3, #0
 8009da6:	232d      	movlt	r3, #45	; 0x2d
 8009da8:	bfb8      	it	lt
 8009daa:	4614      	movlt	r4, r2
 8009dac:	2f46      	cmp	r7, #70	; 0x46
 8009dae:	700b      	strb	r3, [r1, #0]
 8009db0:	d004      	beq.n	8009dbc <__cvt+0x40>
 8009db2:	2f45      	cmp	r7, #69	; 0x45
 8009db4:	d100      	bne.n	8009db8 <__cvt+0x3c>
 8009db6:	3601      	adds	r6, #1
 8009db8:	2102      	movs	r1, #2
 8009dba:	e000      	b.n	8009dbe <__cvt+0x42>
 8009dbc:	2103      	movs	r1, #3
 8009dbe:	ab03      	add	r3, sp, #12
 8009dc0:	9301      	str	r3, [sp, #4]
 8009dc2:	ab02      	add	r3, sp, #8
 8009dc4:	9300      	str	r3, [sp, #0]
 8009dc6:	4632      	mov	r2, r6
 8009dc8:	4653      	mov	r3, sl
 8009dca:	ec45 4b10 	vmov	d0, r4, r5
 8009dce:	f000 fd7f 	bl	800a8d0 <_dtoa_r>
 8009dd2:	2f47      	cmp	r7, #71	; 0x47
 8009dd4:	4680      	mov	r8, r0
 8009dd6:	d102      	bne.n	8009dde <__cvt+0x62>
 8009dd8:	f019 0f01 	tst.w	r9, #1
 8009ddc:	d026      	beq.n	8009e2c <__cvt+0xb0>
 8009dde:	2f46      	cmp	r7, #70	; 0x46
 8009de0:	eb08 0906 	add.w	r9, r8, r6
 8009de4:	d111      	bne.n	8009e0a <__cvt+0x8e>
 8009de6:	f898 3000 	ldrb.w	r3, [r8]
 8009dea:	2b30      	cmp	r3, #48	; 0x30
 8009dec:	d10a      	bne.n	8009e04 <__cvt+0x88>
 8009dee:	2200      	movs	r2, #0
 8009df0:	2300      	movs	r3, #0
 8009df2:	4620      	mov	r0, r4
 8009df4:	4629      	mov	r1, r5
 8009df6:	f7f6 fe77 	bl	8000ae8 <__aeabi_dcmpeq>
 8009dfa:	b918      	cbnz	r0, 8009e04 <__cvt+0x88>
 8009dfc:	f1c6 0601 	rsb	r6, r6, #1
 8009e00:	f8ca 6000 	str.w	r6, [sl]
 8009e04:	f8da 3000 	ldr.w	r3, [sl]
 8009e08:	4499      	add	r9, r3
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	4620      	mov	r0, r4
 8009e10:	4629      	mov	r1, r5
 8009e12:	f7f6 fe69 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e16:	b938      	cbnz	r0, 8009e28 <__cvt+0xac>
 8009e18:	2230      	movs	r2, #48	; 0x30
 8009e1a:	9b03      	ldr	r3, [sp, #12]
 8009e1c:	454b      	cmp	r3, r9
 8009e1e:	d205      	bcs.n	8009e2c <__cvt+0xb0>
 8009e20:	1c59      	adds	r1, r3, #1
 8009e22:	9103      	str	r1, [sp, #12]
 8009e24:	701a      	strb	r2, [r3, #0]
 8009e26:	e7f8      	b.n	8009e1a <__cvt+0x9e>
 8009e28:	f8cd 900c 	str.w	r9, [sp, #12]
 8009e2c:	9b03      	ldr	r3, [sp, #12]
 8009e2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e30:	eba3 0308 	sub.w	r3, r3, r8
 8009e34:	4640      	mov	r0, r8
 8009e36:	6013      	str	r3, [r2, #0]
 8009e38:	b004      	add	sp, #16
 8009e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009e3e <__exponent>:
 8009e3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e40:	2900      	cmp	r1, #0
 8009e42:	4604      	mov	r4, r0
 8009e44:	bfba      	itte	lt
 8009e46:	4249      	neglt	r1, r1
 8009e48:	232d      	movlt	r3, #45	; 0x2d
 8009e4a:	232b      	movge	r3, #43	; 0x2b
 8009e4c:	2909      	cmp	r1, #9
 8009e4e:	f804 2b02 	strb.w	r2, [r4], #2
 8009e52:	7043      	strb	r3, [r0, #1]
 8009e54:	dd20      	ble.n	8009e98 <__exponent+0x5a>
 8009e56:	f10d 0307 	add.w	r3, sp, #7
 8009e5a:	461f      	mov	r7, r3
 8009e5c:	260a      	movs	r6, #10
 8009e5e:	fb91 f5f6 	sdiv	r5, r1, r6
 8009e62:	fb06 1115 	mls	r1, r6, r5, r1
 8009e66:	3130      	adds	r1, #48	; 0x30
 8009e68:	2d09      	cmp	r5, #9
 8009e6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e6e:	f103 32ff 	add.w	r2, r3, #4294967295
 8009e72:	4629      	mov	r1, r5
 8009e74:	dc09      	bgt.n	8009e8a <__exponent+0x4c>
 8009e76:	3130      	adds	r1, #48	; 0x30
 8009e78:	3b02      	subs	r3, #2
 8009e7a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009e7e:	42bb      	cmp	r3, r7
 8009e80:	4622      	mov	r2, r4
 8009e82:	d304      	bcc.n	8009e8e <__exponent+0x50>
 8009e84:	1a10      	subs	r0, r2, r0
 8009e86:	b003      	add	sp, #12
 8009e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e8a:	4613      	mov	r3, r2
 8009e8c:	e7e7      	b.n	8009e5e <__exponent+0x20>
 8009e8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e92:	f804 2b01 	strb.w	r2, [r4], #1
 8009e96:	e7f2      	b.n	8009e7e <__exponent+0x40>
 8009e98:	2330      	movs	r3, #48	; 0x30
 8009e9a:	4419      	add	r1, r3
 8009e9c:	7083      	strb	r3, [r0, #2]
 8009e9e:	1d02      	adds	r2, r0, #4
 8009ea0:	70c1      	strb	r1, [r0, #3]
 8009ea2:	e7ef      	b.n	8009e84 <__exponent+0x46>

08009ea4 <_printf_float>:
 8009ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea8:	b08d      	sub	sp, #52	; 0x34
 8009eaa:	460c      	mov	r4, r1
 8009eac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009eb0:	4616      	mov	r6, r2
 8009eb2:	461f      	mov	r7, r3
 8009eb4:	4605      	mov	r5, r0
 8009eb6:	f001 fac7 	bl	800b448 <_localeconv_r>
 8009eba:	6803      	ldr	r3, [r0, #0]
 8009ebc:	9304      	str	r3, [sp, #16]
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f7f6 f990 	bl	80001e4 <strlen>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	930a      	str	r3, [sp, #40]	; 0x28
 8009ec8:	f8d8 3000 	ldr.w	r3, [r8]
 8009ecc:	9005      	str	r0, [sp, #20]
 8009ece:	3307      	adds	r3, #7
 8009ed0:	f023 0307 	bic.w	r3, r3, #7
 8009ed4:	f103 0208 	add.w	r2, r3, #8
 8009ed8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009edc:	f8d4 b000 	ldr.w	fp, [r4]
 8009ee0:	f8c8 2000 	str.w	r2, [r8]
 8009ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009eec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009ef0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009ef4:	9307      	str	r3, [sp, #28]
 8009ef6:	f8cd 8018 	str.w	r8, [sp, #24]
 8009efa:	f04f 32ff 	mov.w	r2, #4294967295
 8009efe:	4ba7      	ldr	r3, [pc, #668]	; (800a19c <_printf_float+0x2f8>)
 8009f00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f04:	f7f6 fe22 	bl	8000b4c <__aeabi_dcmpun>
 8009f08:	bb70      	cbnz	r0, 8009f68 <_printf_float+0xc4>
 8009f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f0e:	4ba3      	ldr	r3, [pc, #652]	; (800a19c <_printf_float+0x2f8>)
 8009f10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f14:	f7f6 fdfc 	bl	8000b10 <__aeabi_dcmple>
 8009f18:	bb30      	cbnz	r0, 8009f68 <_printf_float+0xc4>
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	4640      	mov	r0, r8
 8009f20:	4649      	mov	r1, r9
 8009f22:	f7f6 fdeb 	bl	8000afc <__aeabi_dcmplt>
 8009f26:	b110      	cbz	r0, 8009f2e <_printf_float+0x8a>
 8009f28:	232d      	movs	r3, #45	; 0x2d
 8009f2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f2e:	4a9c      	ldr	r2, [pc, #624]	; (800a1a0 <_printf_float+0x2fc>)
 8009f30:	4b9c      	ldr	r3, [pc, #624]	; (800a1a4 <_printf_float+0x300>)
 8009f32:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009f36:	bf8c      	ite	hi
 8009f38:	4690      	movhi	r8, r2
 8009f3a:	4698      	movls	r8, r3
 8009f3c:	2303      	movs	r3, #3
 8009f3e:	f02b 0204 	bic.w	r2, fp, #4
 8009f42:	6123      	str	r3, [r4, #16]
 8009f44:	6022      	str	r2, [r4, #0]
 8009f46:	f04f 0900 	mov.w	r9, #0
 8009f4a:	9700      	str	r7, [sp, #0]
 8009f4c:	4633      	mov	r3, r6
 8009f4e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009f50:	4621      	mov	r1, r4
 8009f52:	4628      	mov	r0, r5
 8009f54:	f000 f9e6 	bl	800a324 <_printf_common>
 8009f58:	3001      	adds	r0, #1
 8009f5a:	f040 808d 	bne.w	800a078 <_printf_float+0x1d4>
 8009f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f62:	b00d      	add	sp, #52	; 0x34
 8009f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f68:	4642      	mov	r2, r8
 8009f6a:	464b      	mov	r3, r9
 8009f6c:	4640      	mov	r0, r8
 8009f6e:	4649      	mov	r1, r9
 8009f70:	f7f6 fdec 	bl	8000b4c <__aeabi_dcmpun>
 8009f74:	b110      	cbz	r0, 8009f7c <_printf_float+0xd8>
 8009f76:	4a8c      	ldr	r2, [pc, #560]	; (800a1a8 <_printf_float+0x304>)
 8009f78:	4b8c      	ldr	r3, [pc, #560]	; (800a1ac <_printf_float+0x308>)
 8009f7a:	e7da      	b.n	8009f32 <_printf_float+0x8e>
 8009f7c:	6861      	ldr	r1, [r4, #4]
 8009f7e:	1c4b      	adds	r3, r1, #1
 8009f80:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009f84:	a80a      	add	r0, sp, #40	; 0x28
 8009f86:	d13e      	bne.n	800a006 <_printf_float+0x162>
 8009f88:	2306      	movs	r3, #6
 8009f8a:	6063      	str	r3, [r4, #4]
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009f92:	ab09      	add	r3, sp, #36	; 0x24
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	ec49 8b10 	vmov	d0, r8, r9
 8009f9a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009f9e:	6022      	str	r2, [r4, #0]
 8009fa0:	f8cd a004 	str.w	sl, [sp, #4]
 8009fa4:	6861      	ldr	r1, [r4, #4]
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	f7ff fee8 	bl	8009d7c <__cvt>
 8009fac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009fb0:	2b47      	cmp	r3, #71	; 0x47
 8009fb2:	4680      	mov	r8, r0
 8009fb4:	d109      	bne.n	8009fca <_printf_float+0x126>
 8009fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb8:	1cd8      	adds	r0, r3, #3
 8009fba:	db02      	blt.n	8009fc2 <_printf_float+0x11e>
 8009fbc:	6862      	ldr	r2, [r4, #4]
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	dd47      	ble.n	800a052 <_printf_float+0x1ae>
 8009fc2:	f1aa 0a02 	sub.w	sl, sl, #2
 8009fc6:	fa5f fa8a 	uxtb.w	sl, sl
 8009fca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009fce:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fd0:	d824      	bhi.n	800a01c <_printf_float+0x178>
 8009fd2:	3901      	subs	r1, #1
 8009fd4:	4652      	mov	r2, sl
 8009fd6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009fda:	9109      	str	r1, [sp, #36]	; 0x24
 8009fdc:	f7ff ff2f 	bl	8009e3e <__exponent>
 8009fe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009fe2:	1813      	adds	r3, r2, r0
 8009fe4:	2a01      	cmp	r2, #1
 8009fe6:	4681      	mov	r9, r0
 8009fe8:	6123      	str	r3, [r4, #16]
 8009fea:	dc02      	bgt.n	8009ff2 <_printf_float+0x14e>
 8009fec:	6822      	ldr	r2, [r4, #0]
 8009fee:	07d1      	lsls	r1, r2, #31
 8009ff0:	d501      	bpl.n	8009ff6 <_printf_float+0x152>
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	6123      	str	r3, [r4, #16]
 8009ff6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d0a5      	beq.n	8009f4a <_printf_float+0xa6>
 8009ffe:	232d      	movs	r3, #45	; 0x2d
 800a000:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a004:	e7a1      	b.n	8009f4a <_printf_float+0xa6>
 800a006:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a00a:	f000 8177 	beq.w	800a2fc <_printf_float+0x458>
 800a00e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a012:	d1bb      	bne.n	8009f8c <_printf_float+0xe8>
 800a014:	2900      	cmp	r1, #0
 800a016:	d1b9      	bne.n	8009f8c <_printf_float+0xe8>
 800a018:	2301      	movs	r3, #1
 800a01a:	e7b6      	b.n	8009f8a <_printf_float+0xe6>
 800a01c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a020:	d119      	bne.n	800a056 <_printf_float+0x1b2>
 800a022:	2900      	cmp	r1, #0
 800a024:	6863      	ldr	r3, [r4, #4]
 800a026:	dd0c      	ble.n	800a042 <_printf_float+0x19e>
 800a028:	6121      	str	r1, [r4, #16]
 800a02a:	b913      	cbnz	r3, 800a032 <_printf_float+0x18e>
 800a02c:	6822      	ldr	r2, [r4, #0]
 800a02e:	07d2      	lsls	r2, r2, #31
 800a030:	d502      	bpl.n	800a038 <_printf_float+0x194>
 800a032:	3301      	adds	r3, #1
 800a034:	440b      	add	r3, r1
 800a036:	6123      	str	r3, [r4, #16]
 800a038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a03a:	65a3      	str	r3, [r4, #88]	; 0x58
 800a03c:	f04f 0900 	mov.w	r9, #0
 800a040:	e7d9      	b.n	8009ff6 <_printf_float+0x152>
 800a042:	b913      	cbnz	r3, 800a04a <_printf_float+0x1a6>
 800a044:	6822      	ldr	r2, [r4, #0]
 800a046:	07d0      	lsls	r0, r2, #31
 800a048:	d501      	bpl.n	800a04e <_printf_float+0x1aa>
 800a04a:	3302      	adds	r3, #2
 800a04c:	e7f3      	b.n	800a036 <_printf_float+0x192>
 800a04e:	2301      	movs	r3, #1
 800a050:	e7f1      	b.n	800a036 <_printf_float+0x192>
 800a052:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a056:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a05a:	4293      	cmp	r3, r2
 800a05c:	db05      	blt.n	800a06a <_printf_float+0x1c6>
 800a05e:	6822      	ldr	r2, [r4, #0]
 800a060:	6123      	str	r3, [r4, #16]
 800a062:	07d1      	lsls	r1, r2, #31
 800a064:	d5e8      	bpl.n	800a038 <_printf_float+0x194>
 800a066:	3301      	adds	r3, #1
 800a068:	e7e5      	b.n	800a036 <_printf_float+0x192>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	bfd4      	ite	le
 800a06e:	f1c3 0302 	rsble	r3, r3, #2
 800a072:	2301      	movgt	r3, #1
 800a074:	4413      	add	r3, r2
 800a076:	e7de      	b.n	800a036 <_printf_float+0x192>
 800a078:	6823      	ldr	r3, [r4, #0]
 800a07a:	055a      	lsls	r2, r3, #21
 800a07c:	d407      	bmi.n	800a08e <_printf_float+0x1ea>
 800a07e:	6923      	ldr	r3, [r4, #16]
 800a080:	4642      	mov	r2, r8
 800a082:	4631      	mov	r1, r6
 800a084:	4628      	mov	r0, r5
 800a086:	47b8      	blx	r7
 800a088:	3001      	adds	r0, #1
 800a08a:	d12b      	bne.n	800a0e4 <_printf_float+0x240>
 800a08c:	e767      	b.n	8009f5e <_printf_float+0xba>
 800a08e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a092:	f240 80dc 	bls.w	800a24e <_printf_float+0x3aa>
 800a096:	2200      	movs	r2, #0
 800a098:	2300      	movs	r3, #0
 800a09a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a09e:	f7f6 fd23 	bl	8000ae8 <__aeabi_dcmpeq>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	d033      	beq.n	800a10e <_printf_float+0x26a>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	4a41      	ldr	r2, [pc, #260]	; (800a1b0 <_printf_float+0x30c>)
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f af54 	beq.w	8009f5e <_printf_float+0xba>
 800a0b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	db02      	blt.n	800a0c4 <_printf_float+0x220>
 800a0be:	6823      	ldr	r3, [r4, #0]
 800a0c0:	07d8      	lsls	r0, r3, #31
 800a0c2:	d50f      	bpl.n	800a0e4 <_printf_float+0x240>
 800a0c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0c8:	4631      	mov	r1, r6
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	47b8      	blx	r7
 800a0ce:	3001      	adds	r0, #1
 800a0d0:	f43f af45 	beq.w	8009f5e <_printf_float+0xba>
 800a0d4:	f04f 0800 	mov.w	r8, #0
 800a0d8:	f104 091a 	add.w	r9, r4, #26
 800a0dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	4543      	cmp	r3, r8
 800a0e2:	dc09      	bgt.n	800a0f8 <_printf_float+0x254>
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	079b      	lsls	r3, r3, #30
 800a0e8:	f100 8103 	bmi.w	800a2f2 <_printf_float+0x44e>
 800a0ec:	68e0      	ldr	r0, [r4, #12]
 800a0ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f0:	4298      	cmp	r0, r3
 800a0f2:	bfb8      	it	lt
 800a0f4:	4618      	movlt	r0, r3
 800a0f6:	e734      	b.n	8009f62 <_printf_float+0xbe>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	464a      	mov	r2, r9
 800a0fc:	4631      	mov	r1, r6
 800a0fe:	4628      	mov	r0, r5
 800a100:	47b8      	blx	r7
 800a102:	3001      	adds	r0, #1
 800a104:	f43f af2b 	beq.w	8009f5e <_printf_float+0xba>
 800a108:	f108 0801 	add.w	r8, r8, #1
 800a10c:	e7e6      	b.n	800a0dc <_printf_float+0x238>
 800a10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a110:	2b00      	cmp	r3, #0
 800a112:	dc2b      	bgt.n	800a16c <_printf_float+0x2c8>
 800a114:	2301      	movs	r3, #1
 800a116:	4a26      	ldr	r2, [pc, #152]	; (800a1b0 <_printf_float+0x30c>)
 800a118:	4631      	mov	r1, r6
 800a11a:	4628      	mov	r0, r5
 800a11c:	47b8      	blx	r7
 800a11e:	3001      	adds	r0, #1
 800a120:	f43f af1d 	beq.w	8009f5e <_printf_float+0xba>
 800a124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a126:	b923      	cbnz	r3, 800a132 <_printf_float+0x28e>
 800a128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a12a:	b913      	cbnz	r3, 800a132 <_printf_float+0x28e>
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	07d9      	lsls	r1, r3, #31
 800a130:	d5d8      	bpl.n	800a0e4 <_printf_float+0x240>
 800a132:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a136:	4631      	mov	r1, r6
 800a138:	4628      	mov	r0, r5
 800a13a:	47b8      	blx	r7
 800a13c:	3001      	adds	r0, #1
 800a13e:	f43f af0e 	beq.w	8009f5e <_printf_float+0xba>
 800a142:	f04f 0900 	mov.w	r9, #0
 800a146:	f104 0a1a 	add.w	sl, r4, #26
 800a14a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a14c:	425b      	negs	r3, r3
 800a14e:	454b      	cmp	r3, r9
 800a150:	dc01      	bgt.n	800a156 <_printf_float+0x2b2>
 800a152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a154:	e794      	b.n	800a080 <_printf_float+0x1dc>
 800a156:	2301      	movs	r3, #1
 800a158:	4652      	mov	r2, sl
 800a15a:	4631      	mov	r1, r6
 800a15c:	4628      	mov	r0, r5
 800a15e:	47b8      	blx	r7
 800a160:	3001      	adds	r0, #1
 800a162:	f43f aefc 	beq.w	8009f5e <_printf_float+0xba>
 800a166:	f109 0901 	add.w	r9, r9, #1
 800a16a:	e7ee      	b.n	800a14a <_printf_float+0x2a6>
 800a16c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a16e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a170:	429a      	cmp	r2, r3
 800a172:	bfa8      	it	ge
 800a174:	461a      	movge	r2, r3
 800a176:	2a00      	cmp	r2, #0
 800a178:	4691      	mov	r9, r2
 800a17a:	dd07      	ble.n	800a18c <_printf_float+0x2e8>
 800a17c:	4613      	mov	r3, r2
 800a17e:	4631      	mov	r1, r6
 800a180:	4642      	mov	r2, r8
 800a182:	4628      	mov	r0, r5
 800a184:	47b8      	blx	r7
 800a186:	3001      	adds	r0, #1
 800a188:	f43f aee9 	beq.w	8009f5e <_printf_float+0xba>
 800a18c:	f104 031a 	add.w	r3, r4, #26
 800a190:	f04f 0b00 	mov.w	fp, #0
 800a194:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a198:	9306      	str	r3, [sp, #24]
 800a19a:	e015      	b.n	800a1c8 <_printf_float+0x324>
 800a19c:	7fefffff 	.word	0x7fefffff
 800a1a0:	0800c488 	.word	0x0800c488
 800a1a4:	0800c484 	.word	0x0800c484
 800a1a8:	0800c490 	.word	0x0800c490
 800a1ac:	0800c48c 	.word	0x0800c48c
 800a1b0:	0800c494 	.word	0x0800c494
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	9a06      	ldr	r2, [sp, #24]
 800a1b8:	4631      	mov	r1, r6
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	47b8      	blx	r7
 800a1be:	3001      	adds	r0, #1
 800a1c0:	f43f aecd 	beq.w	8009f5e <_printf_float+0xba>
 800a1c4:	f10b 0b01 	add.w	fp, fp, #1
 800a1c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a1cc:	ebaa 0309 	sub.w	r3, sl, r9
 800a1d0:	455b      	cmp	r3, fp
 800a1d2:	dcef      	bgt.n	800a1b4 <_printf_float+0x310>
 800a1d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	44d0      	add	r8, sl
 800a1dc:	db15      	blt.n	800a20a <_printf_float+0x366>
 800a1de:	6823      	ldr	r3, [r4, #0]
 800a1e0:	07da      	lsls	r2, r3, #31
 800a1e2:	d412      	bmi.n	800a20a <_printf_float+0x366>
 800a1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1e8:	eba3 020a 	sub.w	r2, r3, sl
 800a1ec:	eba3 0a01 	sub.w	sl, r3, r1
 800a1f0:	4592      	cmp	sl, r2
 800a1f2:	bfa8      	it	ge
 800a1f4:	4692      	movge	sl, r2
 800a1f6:	f1ba 0f00 	cmp.w	sl, #0
 800a1fa:	dc0e      	bgt.n	800a21a <_printf_float+0x376>
 800a1fc:	f04f 0800 	mov.w	r8, #0
 800a200:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a204:	f104 091a 	add.w	r9, r4, #26
 800a208:	e019      	b.n	800a23e <_printf_float+0x39a>
 800a20a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a20e:	4631      	mov	r1, r6
 800a210:	4628      	mov	r0, r5
 800a212:	47b8      	blx	r7
 800a214:	3001      	adds	r0, #1
 800a216:	d1e5      	bne.n	800a1e4 <_printf_float+0x340>
 800a218:	e6a1      	b.n	8009f5e <_printf_float+0xba>
 800a21a:	4653      	mov	r3, sl
 800a21c:	4642      	mov	r2, r8
 800a21e:	4631      	mov	r1, r6
 800a220:	4628      	mov	r0, r5
 800a222:	47b8      	blx	r7
 800a224:	3001      	adds	r0, #1
 800a226:	d1e9      	bne.n	800a1fc <_printf_float+0x358>
 800a228:	e699      	b.n	8009f5e <_printf_float+0xba>
 800a22a:	2301      	movs	r3, #1
 800a22c:	464a      	mov	r2, r9
 800a22e:	4631      	mov	r1, r6
 800a230:	4628      	mov	r0, r5
 800a232:	47b8      	blx	r7
 800a234:	3001      	adds	r0, #1
 800a236:	f43f ae92 	beq.w	8009f5e <_printf_float+0xba>
 800a23a:	f108 0801 	add.w	r8, r8, #1
 800a23e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a242:	1a9b      	subs	r3, r3, r2
 800a244:	eba3 030a 	sub.w	r3, r3, sl
 800a248:	4543      	cmp	r3, r8
 800a24a:	dcee      	bgt.n	800a22a <_printf_float+0x386>
 800a24c:	e74a      	b.n	800a0e4 <_printf_float+0x240>
 800a24e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a250:	2a01      	cmp	r2, #1
 800a252:	dc01      	bgt.n	800a258 <_printf_float+0x3b4>
 800a254:	07db      	lsls	r3, r3, #31
 800a256:	d53a      	bpl.n	800a2ce <_printf_float+0x42a>
 800a258:	2301      	movs	r3, #1
 800a25a:	4642      	mov	r2, r8
 800a25c:	4631      	mov	r1, r6
 800a25e:	4628      	mov	r0, r5
 800a260:	47b8      	blx	r7
 800a262:	3001      	adds	r0, #1
 800a264:	f43f ae7b 	beq.w	8009f5e <_printf_float+0xba>
 800a268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a26c:	4631      	mov	r1, r6
 800a26e:	4628      	mov	r0, r5
 800a270:	47b8      	blx	r7
 800a272:	3001      	adds	r0, #1
 800a274:	f108 0801 	add.w	r8, r8, #1
 800a278:	f43f ae71 	beq.w	8009f5e <_printf_float+0xba>
 800a27c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a27e:	2200      	movs	r2, #0
 800a280:	f103 3aff 	add.w	sl, r3, #4294967295
 800a284:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a288:	2300      	movs	r3, #0
 800a28a:	f7f6 fc2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a28e:	b9c8      	cbnz	r0, 800a2c4 <_printf_float+0x420>
 800a290:	4653      	mov	r3, sl
 800a292:	4642      	mov	r2, r8
 800a294:	4631      	mov	r1, r6
 800a296:	4628      	mov	r0, r5
 800a298:	47b8      	blx	r7
 800a29a:	3001      	adds	r0, #1
 800a29c:	d10e      	bne.n	800a2bc <_printf_float+0x418>
 800a29e:	e65e      	b.n	8009f5e <_printf_float+0xba>
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	4652      	mov	r2, sl
 800a2a4:	4631      	mov	r1, r6
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	47b8      	blx	r7
 800a2aa:	3001      	adds	r0, #1
 800a2ac:	f43f ae57 	beq.w	8009f5e <_printf_float+0xba>
 800a2b0:	f108 0801 	add.w	r8, r8, #1
 800a2b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	4543      	cmp	r3, r8
 800a2ba:	dcf1      	bgt.n	800a2a0 <_printf_float+0x3fc>
 800a2bc:	464b      	mov	r3, r9
 800a2be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a2c2:	e6de      	b.n	800a082 <_printf_float+0x1de>
 800a2c4:	f04f 0800 	mov.w	r8, #0
 800a2c8:	f104 0a1a 	add.w	sl, r4, #26
 800a2cc:	e7f2      	b.n	800a2b4 <_printf_float+0x410>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e7df      	b.n	800a292 <_printf_float+0x3ee>
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	464a      	mov	r2, r9
 800a2d6:	4631      	mov	r1, r6
 800a2d8:	4628      	mov	r0, r5
 800a2da:	47b8      	blx	r7
 800a2dc:	3001      	adds	r0, #1
 800a2de:	f43f ae3e 	beq.w	8009f5e <_printf_float+0xba>
 800a2e2:	f108 0801 	add.w	r8, r8, #1
 800a2e6:	68e3      	ldr	r3, [r4, #12]
 800a2e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2ea:	1a9b      	subs	r3, r3, r2
 800a2ec:	4543      	cmp	r3, r8
 800a2ee:	dcf0      	bgt.n	800a2d2 <_printf_float+0x42e>
 800a2f0:	e6fc      	b.n	800a0ec <_printf_float+0x248>
 800a2f2:	f04f 0800 	mov.w	r8, #0
 800a2f6:	f104 0919 	add.w	r9, r4, #25
 800a2fa:	e7f4      	b.n	800a2e6 <_printf_float+0x442>
 800a2fc:	2900      	cmp	r1, #0
 800a2fe:	f43f ae8b 	beq.w	800a018 <_printf_float+0x174>
 800a302:	2300      	movs	r3, #0
 800a304:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a308:	ab09      	add	r3, sp, #36	; 0x24
 800a30a:	9300      	str	r3, [sp, #0]
 800a30c:	ec49 8b10 	vmov	d0, r8, r9
 800a310:	6022      	str	r2, [r4, #0]
 800a312:	f8cd a004 	str.w	sl, [sp, #4]
 800a316:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a31a:	4628      	mov	r0, r5
 800a31c:	f7ff fd2e 	bl	8009d7c <__cvt>
 800a320:	4680      	mov	r8, r0
 800a322:	e648      	b.n	8009fb6 <_printf_float+0x112>

0800a324 <_printf_common>:
 800a324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a328:	4691      	mov	r9, r2
 800a32a:	461f      	mov	r7, r3
 800a32c:	688a      	ldr	r2, [r1, #8]
 800a32e:	690b      	ldr	r3, [r1, #16]
 800a330:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a334:	4293      	cmp	r3, r2
 800a336:	bfb8      	it	lt
 800a338:	4613      	movlt	r3, r2
 800a33a:	f8c9 3000 	str.w	r3, [r9]
 800a33e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a342:	4606      	mov	r6, r0
 800a344:	460c      	mov	r4, r1
 800a346:	b112      	cbz	r2, 800a34e <_printf_common+0x2a>
 800a348:	3301      	adds	r3, #1
 800a34a:	f8c9 3000 	str.w	r3, [r9]
 800a34e:	6823      	ldr	r3, [r4, #0]
 800a350:	0699      	lsls	r1, r3, #26
 800a352:	bf42      	ittt	mi
 800a354:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a358:	3302      	addmi	r3, #2
 800a35a:	f8c9 3000 	strmi.w	r3, [r9]
 800a35e:	6825      	ldr	r5, [r4, #0]
 800a360:	f015 0506 	ands.w	r5, r5, #6
 800a364:	d107      	bne.n	800a376 <_printf_common+0x52>
 800a366:	f104 0a19 	add.w	sl, r4, #25
 800a36a:	68e3      	ldr	r3, [r4, #12]
 800a36c:	f8d9 2000 	ldr.w	r2, [r9]
 800a370:	1a9b      	subs	r3, r3, r2
 800a372:	42ab      	cmp	r3, r5
 800a374:	dc28      	bgt.n	800a3c8 <_printf_common+0xa4>
 800a376:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a37a:	6822      	ldr	r2, [r4, #0]
 800a37c:	3300      	adds	r3, #0
 800a37e:	bf18      	it	ne
 800a380:	2301      	movne	r3, #1
 800a382:	0692      	lsls	r2, r2, #26
 800a384:	d42d      	bmi.n	800a3e2 <_printf_common+0xbe>
 800a386:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a38a:	4639      	mov	r1, r7
 800a38c:	4630      	mov	r0, r6
 800a38e:	47c0      	blx	r8
 800a390:	3001      	adds	r0, #1
 800a392:	d020      	beq.n	800a3d6 <_printf_common+0xb2>
 800a394:	6823      	ldr	r3, [r4, #0]
 800a396:	68e5      	ldr	r5, [r4, #12]
 800a398:	f8d9 2000 	ldr.w	r2, [r9]
 800a39c:	f003 0306 	and.w	r3, r3, #6
 800a3a0:	2b04      	cmp	r3, #4
 800a3a2:	bf08      	it	eq
 800a3a4:	1aad      	subeq	r5, r5, r2
 800a3a6:	68a3      	ldr	r3, [r4, #8]
 800a3a8:	6922      	ldr	r2, [r4, #16]
 800a3aa:	bf0c      	ite	eq
 800a3ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3b0:	2500      	movne	r5, #0
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	bfc4      	itt	gt
 800a3b6:	1a9b      	subgt	r3, r3, r2
 800a3b8:	18ed      	addgt	r5, r5, r3
 800a3ba:	f04f 0900 	mov.w	r9, #0
 800a3be:	341a      	adds	r4, #26
 800a3c0:	454d      	cmp	r5, r9
 800a3c2:	d11a      	bne.n	800a3fa <_printf_common+0xd6>
 800a3c4:	2000      	movs	r0, #0
 800a3c6:	e008      	b.n	800a3da <_printf_common+0xb6>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	4652      	mov	r2, sl
 800a3cc:	4639      	mov	r1, r7
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	47c0      	blx	r8
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d103      	bne.n	800a3de <_printf_common+0xba>
 800a3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a3da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3de:	3501      	adds	r5, #1
 800a3e0:	e7c3      	b.n	800a36a <_printf_common+0x46>
 800a3e2:	18e1      	adds	r1, r4, r3
 800a3e4:	1c5a      	adds	r2, r3, #1
 800a3e6:	2030      	movs	r0, #48	; 0x30
 800a3e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a3ec:	4422      	add	r2, r4
 800a3ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a3f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a3f6:	3302      	adds	r3, #2
 800a3f8:	e7c5      	b.n	800a386 <_printf_common+0x62>
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	4622      	mov	r2, r4
 800a3fe:	4639      	mov	r1, r7
 800a400:	4630      	mov	r0, r6
 800a402:	47c0      	blx	r8
 800a404:	3001      	adds	r0, #1
 800a406:	d0e6      	beq.n	800a3d6 <_printf_common+0xb2>
 800a408:	f109 0901 	add.w	r9, r9, #1
 800a40c:	e7d8      	b.n	800a3c0 <_printf_common+0x9c>
	...

0800a410 <_printf_i>:
 800a410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a414:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a418:	460c      	mov	r4, r1
 800a41a:	7e09      	ldrb	r1, [r1, #24]
 800a41c:	b085      	sub	sp, #20
 800a41e:	296e      	cmp	r1, #110	; 0x6e
 800a420:	4617      	mov	r7, r2
 800a422:	4606      	mov	r6, r0
 800a424:	4698      	mov	r8, r3
 800a426:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a428:	f000 80b3 	beq.w	800a592 <_printf_i+0x182>
 800a42c:	d822      	bhi.n	800a474 <_printf_i+0x64>
 800a42e:	2963      	cmp	r1, #99	; 0x63
 800a430:	d036      	beq.n	800a4a0 <_printf_i+0x90>
 800a432:	d80a      	bhi.n	800a44a <_printf_i+0x3a>
 800a434:	2900      	cmp	r1, #0
 800a436:	f000 80b9 	beq.w	800a5ac <_printf_i+0x19c>
 800a43a:	2958      	cmp	r1, #88	; 0x58
 800a43c:	f000 8083 	beq.w	800a546 <_printf_i+0x136>
 800a440:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a444:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a448:	e032      	b.n	800a4b0 <_printf_i+0xa0>
 800a44a:	2964      	cmp	r1, #100	; 0x64
 800a44c:	d001      	beq.n	800a452 <_printf_i+0x42>
 800a44e:	2969      	cmp	r1, #105	; 0x69
 800a450:	d1f6      	bne.n	800a440 <_printf_i+0x30>
 800a452:	6820      	ldr	r0, [r4, #0]
 800a454:	6813      	ldr	r3, [r2, #0]
 800a456:	0605      	lsls	r5, r0, #24
 800a458:	f103 0104 	add.w	r1, r3, #4
 800a45c:	d52a      	bpl.n	800a4b4 <_printf_i+0xa4>
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	6011      	str	r1, [r2, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	da03      	bge.n	800a46e <_printf_i+0x5e>
 800a466:	222d      	movs	r2, #45	; 0x2d
 800a468:	425b      	negs	r3, r3
 800a46a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a46e:	486f      	ldr	r0, [pc, #444]	; (800a62c <_printf_i+0x21c>)
 800a470:	220a      	movs	r2, #10
 800a472:	e039      	b.n	800a4e8 <_printf_i+0xd8>
 800a474:	2973      	cmp	r1, #115	; 0x73
 800a476:	f000 809d 	beq.w	800a5b4 <_printf_i+0x1a4>
 800a47a:	d808      	bhi.n	800a48e <_printf_i+0x7e>
 800a47c:	296f      	cmp	r1, #111	; 0x6f
 800a47e:	d020      	beq.n	800a4c2 <_printf_i+0xb2>
 800a480:	2970      	cmp	r1, #112	; 0x70
 800a482:	d1dd      	bne.n	800a440 <_printf_i+0x30>
 800a484:	6823      	ldr	r3, [r4, #0]
 800a486:	f043 0320 	orr.w	r3, r3, #32
 800a48a:	6023      	str	r3, [r4, #0]
 800a48c:	e003      	b.n	800a496 <_printf_i+0x86>
 800a48e:	2975      	cmp	r1, #117	; 0x75
 800a490:	d017      	beq.n	800a4c2 <_printf_i+0xb2>
 800a492:	2978      	cmp	r1, #120	; 0x78
 800a494:	d1d4      	bne.n	800a440 <_printf_i+0x30>
 800a496:	2378      	movs	r3, #120	; 0x78
 800a498:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a49c:	4864      	ldr	r0, [pc, #400]	; (800a630 <_printf_i+0x220>)
 800a49e:	e055      	b.n	800a54c <_printf_i+0x13c>
 800a4a0:	6813      	ldr	r3, [r2, #0]
 800a4a2:	1d19      	adds	r1, r3, #4
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	6011      	str	r1, [r2, #0]
 800a4a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e08c      	b.n	800a5ce <_printf_i+0x1be>
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	6011      	str	r1, [r2, #0]
 800a4b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a4bc:	bf18      	it	ne
 800a4be:	b21b      	sxthne	r3, r3
 800a4c0:	e7cf      	b.n	800a462 <_printf_i+0x52>
 800a4c2:	6813      	ldr	r3, [r2, #0]
 800a4c4:	6825      	ldr	r5, [r4, #0]
 800a4c6:	1d18      	adds	r0, r3, #4
 800a4c8:	6010      	str	r0, [r2, #0]
 800a4ca:	0628      	lsls	r0, r5, #24
 800a4cc:	d501      	bpl.n	800a4d2 <_printf_i+0xc2>
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	e002      	b.n	800a4d8 <_printf_i+0xc8>
 800a4d2:	0668      	lsls	r0, r5, #25
 800a4d4:	d5fb      	bpl.n	800a4ce <_printf_i+0xbe>
 800a4d6:	881b      	ldrh	r3, [r3, #0]
 800a4d8:	4854      	ldr	r0, [pc, #336]	; (800a62c <_printf_i+0x21c>)
 800a4da:	296f      	cmp	r1, #111	; 0x6f
 800a4dc:	bf14      	ite	ne
 800a4de:	220a      	movne	r2, #10
 800a4e0:	2208      	moveq	r2, #8
 800a4e2:	2100      	movs	r1, #0
 800a4e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a4e8:	6865      	ldr	r5, [r4, #4]
 800a4ea:	60a5      	str	r5, [r4, #8]
 800a4ec:	2d00      	cmp	r5, #0
 800a4ee:	f2c0 8095 	blt.w	800a61c <_printf_i+0x20c>
 800a4f2:	6821      	ldr	r1, [r4, #0]
 800a4f4:	f021 0104 	bic.w	r1, r1, #4
 800a4f8:	6021      	str	r1, [r4, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d13d      	bne.n	800a57a <_printf_i+0x16a>
 800a4fe:	2d00      	cmp	r5, #0
 800a500:	f040 808e 	bne.w	800a620 <_printf_i+0x210>
 800a504:	4665      	mov	r5, ip
 800a506:	2a08      	cmp	r2, #8
 800a508:	d10b      	bne.n	800a522 <_printf_i+0x112>
 800a50a:	6823      	ldr	r3, [r4, #0]
 800a50c:	07db      	lsls	r3, r3, #31
 800a50e:	d508      	bpl.n	800a522 <_printf_i+0x112>
 800a510:	6923      	ldr	r3, [r4, #16]
 800a512:	6862      	ldr	r2, [r4, #4]
 800a514:	429a      	cmp	r2, r3
 800a516:	bfde      	ittt	le
 800a518:	2330      	movle	r3, #48	; 0x30
 800a51a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a51e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a522:	ebac 0305 	sub.w	r3, ip, r5
 800a526:	6123      	str	r3, [r4, #16]
 800a528:	f8cd 8000 	str.w	r8, [sp]
 800a52c:	463b      	mov	r3, r7
 800a52e:	aa03      	add	r2, sp, #12
 800a530:	4621      	mov	r1, r4
 800a532:	4630      	mov	r0, r6
 800a534:	f7ff fef6 	bl	800a324 <_printf_common>
 800a538:	3001      	adds	r0, #1
 800a53a:	d14d      	bne.n	800a5d8 <_printf_i+0x1c8>
 800a53c:	f04f 30ff 	mov.w	r0, #4294967295
 800a540:	b005      	add	sp, #20
 800a542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a546:	4839      	ldr	r0, [pc, #228]	; (800a62c <_printf_i+0x21c>)
 800a548:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a54c:	6813      	ldr	r3, [r2, #0]
 800a54e:	6821      	ldr	r1, [r4, #0]
 800a550:	1d1d      	adds	r5, r3, #4
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	6015      	str	r5, [r2, #0]
 800a556:	060a      	lsls	r2, r1, #24
 800a558:	d50b      	bpl.n	800a572 <_printf_i+0x162>
 800a55a:	07ca      	lsls	r2, r1, #31
 800a55c:	bf44      	itt	mi
 800a55e:	f041 0120 	orrmi.w	r1, r1, #32
 800a562:	6021      	strmi	r1, [r4, #0]
 800a564:	b91b      	cbnz	r3, 800a56e <_printf_i+0x15e>
 800a566:	6822      	ldr	r2, [r4, #0]
 800a568:	f022 0220 	bic.w	r2, r2, #32
 800a56c:	6022      	str	r2, [r4, #0]
 800a56e:	2210      	movs	r2, #16
 800a570:	e7b7      	b.n	800a4e2 <_printf_i+0xd2>
 800a572:	064d      	lsls	r5, r1, #25
 800a574:	bf48      	it	mi
 800a576:	b29b      	uxthmi	r3, r3
 800a578:	e7ef      	b.n	800a55a <_printf_i+0x14a>
 800a57a:	4665      	mov	r5, ip
 800a57c:	fbb3 f1f2 	udiv	r1, r3, r2
 800a580:	fb02 3311 	mls	r3, r2, r1, r3
 800a584:	5cc3      	ldrb	r3, [r0, r3]
 800a586:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a58a:	460b      	mov	r3, r1
 800a58c:	2900      	cmp	r1, #0
 800a58e:	d1f5      	bne.n	800a57c <_printf_i+0x16c>
 800a590:	e7b9      	b.n	800a506 <_printf_i+0xf6>
 800a592:	6813      	ldr	r3, [r2, #0]
 800a594:	6825      	ldr	r5, [r4, #0]
 800a596:	6961      	ldr	r1, [r4, #20]
 800a598:	1d18      	adds	r0, r3, #4
 800a59a:	6010      	str	r0, [r2, #0]
 800a59c:	0628      	lsls	r0, r5, #24
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	d501      	bpl.n	800a5a6 <_printf_i+0x196>
 800a5a2:	6019      	str	r1, [r3, #0]
 800a5a4:	e002      	b.n	800a5ac <_printf_i+0x19c>
 800a5a6:	066a      	lsls	r2, r5, #25
 800a5a8:	d5fb      	bpl.n	800a5a2 <_printf_i+0x192>
 800a5aa:	8019      	strh	r1, [r3, #0]
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	6123      	str	r3, [r4, #16]
 800a5b0:	4665      	mov	r5, ip
 800a5b2:	e7b9      	b.n	800a528 <_printf_i+0x118>
 800a5b4:	6813      	ldr	r3, [r2, #0]
 800a5b6:	1d19      	adds	r1, r3, #4
 800a5b8:	6011      	str	r1, [r2, #0]
 800a5ba:	681d      	ldr	r5, [r3, #0]
 800a5bc:	6862      	ldr	r2, [r4, #4]
 800a5be:	2100      	movs	r1, #0
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	f7f5 fe1d 	bl	8000200 <memchr>
 800a5c6:	b108      	cbz	r0, 800a5cc <_printf_i+0x1bc>
 800a5c8:	1b40      	subs	r0, r0, r5
 800a5ca:	6060      	str	r0, [r4, #4]
 800a5cc:	6863      	ldr	r3, [r4, #4]
 800a5ce:	6123      	str	r3, [r4, #16]
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5d6:	e7a7      	b.n	800a528 <_printf_i+0x118>
 800a5d8:	6923      	ldr	r3, [r4, #16]
 800a5da:	462a      	mov	r2, r5
 800a5dc:	4639      	mov	r1, r7
 800a5de:	4630      	mov	r0, r6
 800a5e0:	47c0      	blx	r8
 800a5e2:	3001      	adds	r0, #1
 800a5e4:	d0aa      	beq.n	800a53c <_printf_i+0x12c>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	079b      	lsls	r3, r3, #30
 800a5ea:	d413      	bmi.n	800a614 <_printf_i+0x204>
 800a5ec:	68e0      	ldr	r0, [r4, #12]
 800a5ee:	9b03      	ldr	r3, [sp, #12]
 800a5f0:	4298      	cmp	r0, r3
 800a5f2:	bfb8      	it	lt
 800a5f4:	4618      	movlt	r0, r3
 800a5f6:	e7a3      	b.n	800a540 <_printf_i+0x130>
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	464a      	mov	r2, r9
 800a5fc:	4639      	mov	r1, r7
 800a5fe:	4630      	mov	r0, r6
 800a600:	47c0      	blx	r8
 800a602:	3001      	adds	r0, #1
 800a604:	d09a      	beq.n	800a53c <_printf_i+0x12c>
 800a606:	3501      	adds	r5, #1
 800a608:	68e3      	ldr	r3, [r4, #12]
 800a60a:	9a03      	ldr	r2, [sp, #12]
 800a60c:	1a9b      	subs	r3, r3, r2
 800a60e:	42ab      	cmp	r3, r5
 800a610:	dcf2      	bgt.n	800a5f8 <_printf_i+0x1e8>
 800a612:	e7eb      	b.n	800a5ec <_printf_i+0x1dc>
 800a614:	2500      	movs	r5, #0
 800a616:	f104 0919 	add.w	r9, r4, #25
 800a61a:	e7f5      	b.n	800a608 <_printf_i+0x1f8>
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d1ac      	bne.n	800a57a <_printf_i+0x16a>
 800a620:	7803      	ldrb	r3, [r0, #0]
 800a622:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a626:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a62a:	e76c      	b.n	800a506 <_printf_i+0xf6>
 800a62c:	0800c496 	.word	0x0800c496
 800a630:	0800c4a7 	.word	0x0800c4a7

0800a634 <siprintf>:
 800a634:	b40e      	push	{r1, r2, r3}
 800a636:	b500      	push	{lr}
 800a638:	b09c      	sub	sp, #112	; 0x70
 800a63a:	ab1d      	add	r3, sp, #116	; 0x74
 800a63c:	9002      	str	r0, [sp, #8]
 800a63e:	9006      	str	r0, [sp, #24]
 800a640:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a644:	4809      	ldr	r0, [pc, #36]	; (800a66c <siprintf+0x38>)
 800a646:	9107      	str	r1, [sp, #28]
 800a648:	9104      	str	r1, [sp, #16]
 800a64a:	4909      	ldr	r1, [pc, #36]	; (800a670 <siprintf+0x3c>)
 800a64c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a650:	9105      	str	r1, [sp, #20]
 800a652:	6800      	ldr	r0, [r0, #0]
 800a654:	9301      	str	r3, [sp, #4]
 800a656:	a902      	add	r1, sp, #8
 800a658:	f001 fb14 	bl	800bc84 <_svfiprintf_r>
 800a65c:	9b02      	ldr	r3, [sp, #8]
 800a65e:	2200      	movs	r2, #0
 800a660:	701a      	strb	r2, [r3, #0]
 800a662:	b01c      	add	sp, #112	; 0x70
 800a664:	f85d eb04 	ldr.w	lr, [sp], #4
 800a668:	b003      	add	sp, #12
 800a66a:	4770      	bx	lr
 800a66c:	20000068 	.word	0x20000068
 800a670:	ffff0208 	.word	0xffff0208

0800a674 <strcat>:
 800a674:	b510      	push	{r4, lr}
 800a676:	4603      	mov	r3, r0
 800a678:	781a      	ldrb	r2, [r3, #0]
 800a67a:	1c5c      	adds	r4, r3, #1
 800a67c:	b93a      	cbnz	r2, 800a68e <strcat+0x1a>
 800a67e:	3b01      	subs	r3, #1
 800a680:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a684:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a688:	2a00      	cmp	r2, #0
 800a68a:	d1f9      	bne.n	800a680 <strcat+0xc>
 800a68c:	bd10      	pop	{r4, pc}
 800a68e:	4623      	mov	r3, r4
 800a690:	e7f2      	b.n	800a678 <strcat+0x4>

0800a692 <_strtol_l.isra.0>:
 800a692:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a696:	4680      	mov	r8, r0
 800a698:	4689      	mov	r9, r1
 800a69a:	4692      	mov	sl, r2
 800a69c:	461e      	mov	r6, r3
 800a69e:	460f      	mov	r7, r1
 800a6a0:	463d      	mov	r5, r7
 800a6a2:	9808      	ldr	r0, [sp, #32]
 800a6a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6a8:	f000 feca 	bl	800b440 <__locale_ctype_ptr_l>
 800a6ac:	4420      	add	r0, r4
 800a6ae:	7843      	ldrb	r3, [r0, #1]
 800a6b0:	f013 0308 	ands.w	r3, r3, #8
 800a6b4:	d132      	bne.n	800a71c <_strtol_l.isra.0+0x8a>
 800a6b6:	2c2d      	cmp	r4, #45	; 0x2d
 800a6b8:	d132      	bne.n	800a720 <_strtol_l.isra.0+0x8e>
 800a6ba:	787c      	ldrb	r4, [r7, #1]
 800a6bc:	1cbd      	adds	r5, r7, #2
 800a6be:	2201      	movs	r2, #1
 800a6c0:	2e00      	cmp	r6, #0
 800a6c2:	d05d      	beq.n	800a780 <_strtol_l.isra.0+0xee>
 800a6c4:	2e10      	cmp	r6, #16
 800a6c6:	d109      	bne.n	800a6dc <_strtol_l.isra.0+0x4a>
 800a6c8:	2c30      	cmp	r4, #48	; 0x30
 800a6ca:	d107      	bne.n	800a6dc <_strtol_l.isra.0+0x4a>
 800a6cc:	782b      	ldrb	r3, [r5, #0]
 800a6ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a6d2:	2b58      	cmp	r3, #88	; 0x58
 800a6d4:	d14f      	bne.n	800a776 <_strtol_l.isra.0+0xe4>
 800a6d6:	786c      	ldrb	r4, [r5, #1]
 800a6d8:	2610      	movs	r6, #16
 800a6da:	3502      	adds	r5, #2
 800a6dc:	2a00      	cmp	r2, #0
 800a6de:	bf14      	ite	ne
 800a6e0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a6e4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a6e8:	2700      	movs	r7, #0
 800a6ea:	fbb1 fcf6 	udiv	ip, r1, r6
 800a6ee:	4638      	mov	r0, r7
 800a6f0:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a6f4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a6f8:	2b09      	cmp	r3, #9
 800a6fa:	d817      	bhi.n	800a72c <_strtol_l.isra.0+0x9a>
 800a6fc:	461c      	mov	r4, r3
 800a6fe:	42a6      	cmp	r6, r4
 800a700:	dd23      	ble.n	800a74a <_strtol_l.isra.0+0xb8>
 800a702:	1c7b      	adds	r3, r7, #1
 800a704:	d007      	beq.n	800a716 <_strtol_l.isra.0+0x84>
 800a706:	4584      	cmp	ip, r0
 800a708:	d31c      	bcc.n	800a744 <_strtol_l.isra.0+0xb2>
 800a70a:	d101      	bne.n	800a710 <_strtol_l.isra.0+0x7e>
 800a70c:	45a6      	cmp	lr, r4
 800a70e:	db19      	blt.n	800a744 <_strtol_l.isra.0+0xb2>
 800a710:	fb00 4006 	mla	r0, r0, r6, r4
 800a714:	2701      	movs	r7, #1
 800a716:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a71a:	e7eb      	b.n	800a6f4 <_strtol_l.isra.0+0x62>
 800a71c:	462f      	mov	r7, r5
 800a71e:	e7bf      	b.n	800a6a0 <_strtol_l.isra.0+0xe>
 800a720:	2c2b      	cmp	r4, #43	; 0x2b
 800a722:	bf04      	itt	eq
 800a724:	1cbd      	addeq	r5, r7, #2
 800a726:	787c      	ldrbeq	r4, [r7, #1]
 800a728:	461a      	mov	r2, r3
 800a72a:	e7c9      	b.n	800a6c0 <_strtol_l.isra.0+0x2e>
 800a72c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a730:	2b19      	cmp	r3, #25
 800a732:	d801      	bhi.n	800a738 <_strtol_l.isra.0+0xa6>
 800a734:	3c37      	subs	r4, #55	; 0x37
 800a736:	e7e2      	b.n	800a6fe <_strtol_l.isra.0+0x6c>
 800a738:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a73c:	2b19      	cmp	r3, #25
 800a73e:	d804      	bhi.n	800a74a <_strtol_l.isra.0+0xb8>
 800a740:	3c57      	subs	r4, #87	; 0x57
 800a742:	e7dc      	b.n	800a6fe <_strtol_l.isra.0+0x6c>
 800a744:	f04f 37ff 	mov.w	r7, #4294967295
 800a748:	e7e5      	b.n	800a716 <_strtol_l.isra.0+0x84>
 800a74a:	1c7b      	adds	r3, r7, #1
 800a74c:	d108      	bne.n	800a760 <_strtol_l.isra.0+0xce>
 800a74e:	2322      	movs	r3, #34	; 0x22
 800a750:	f8c8 3000 	str.w	r3, [r8]
 800a754:	4608      	mov	r0, r1
 800a756:	f1ba 0f00 	cmp.w	sl, #0
 800a75a:	d107      	bne.n	800a76c <_strtol_l.isra.0+0xda>
 800a75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a760:	b102      	cbz	r2, 800a764 <_strtol_l.isra.0+0xd2>
 800a762:	4240      	negs	r0, r0
 800a764:	f1ba 0f00 	cmp.w	sl, #0
 800a768:	d0f8      	beq.n	800a75c <_strtol_l.isra.0+0xca>
 800a76a:	b10f      	cbz	r7, 800a770 <_strtol_l.isra.0+0xde>
 800a76c:	f105 39ff 	add.w	r9, r5, #4294967295
 800a770:	f8ca 9000 	str.w	r9, [sl]
 800a774:	e7f2      	b.n	800a75c <_strtol_l.isra.0+0xca>
 800a776:	2430      	movs	r4, #48	; 0x30
 800a778:	2e00      	cmp	r6, #0
 800a77a:	d1af      	bne.n	800a6dc <_strtol_l.isra.0+0x4a>
 800a77c:	2608      	movs	r6, #8
 800a77e:	e7ad      	b.n	800a6dc <_strtol_l.isra.0+0x4a>
 800a780:	2c30      	cmp	r4, #48	; 0x30
 800a782:	d0a3      	beq.n	800a6cc <_strtol_l.isra.0+0x3a>
 800a784:	260a      	movs	r6, #10
 800a786:	e7a9      	b.n	800a6dc <_strtol_l.isra.0+0x4a>

0800a788 <strtol>:
 800a788:	4b08      	ldr	r3, [pc, #32]	; (800a7ac <strtol+0x24>)
 800a78a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a78c:	681c      	ldr	r4, [r3, #0]
 800a78e:	4d08      	ldr	r5, [pc, #32]	; (800a7b0 <strtol+0x28>)
 800a790:	6a23      	ldr	r3, [r4, #32]
 800a792:	2b00      	cmp	r3, #0
 800a794:	bf08      	it	eq
 800a796:	462b      	moveq	r3, r5
 800a798:	9300      	str	r3, [sp, #0]
 800a79a:	4613      	mov	r3, r2
 800a79c:	460a      	mov	r2, r1
 800a79e:	4601      	mov	r1, r0
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	f7ff ff76 	bl	800a692 <_strtol_l.isra.0>
 800a7a6:	b003      	add	sp, #12
 800a7a8:	bd30      	pop	{r4, r5, pc}
 800a7aa:	bf00      	nop
 800a7ac:	20000068 	.word	0x20000068
 800a7b0:	200000cc 	.word	0x200000cc

0800a7b4 <quorem>:
 800a7b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b8:	6903      	ldr	r3, [r0, #16]
 800a7ba:	690c      	ldr	r4, [r1, #16]
 800a7bc:	42a3      	cmp	r3, r4
 800a7be:	4680      	mov	r8, r0
 800a7c0:	f2c0 8082 	blt.w	800a8c8 <quorem+0x114>
 800a7c4:	3c01      	subs	r4, #1
 800a7c6:	f101 0714 	add.w	r7, r1, #20
 800a7ca:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a7ce:	f100 0614 	add.w	r6, r0, #20
 800a7d2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a7d6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a7da:	eb06 030c 	add.w	r3, r6, ip
 800a7de:	3501      	adds	r5, #1
 800a7e0:	eb07 090c 	add.w	r9, r7, ip
 800a7e4:	9301      	str	r3, [sp, #4]
 800a7e6:	fbb0 f5f5 	udiv	r5, r0, r5
 800a7ea:	b395      	cbz	r5, 800a852 <quorem+0x9e>
 800a7ec:	f04f 0a00 	mov.w	sl, #0
 800a7f0:	4638      	mov	r0, r7
 800a7f2:	46b6      	mov	lr, r6
 800a7f4:	46d3      	mov	fp, sl
 800a7f6:	f850 2b04 	ldr.w	r2, [r0], #4
 800a7fa:	b293      	uxth	r3, r2
 800a7fc:	fb05 a303 	mla	r3, r5, r3, sl
 800a800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a804:	b29b      	uxth	r3, r3
 800a806:	ebab 0303 	sub.w	r3, fp, r3
 800a80a:	0c12      	lsrs	r2, r2, #16
 800a80c:	f8de b000 	ldr.w	fp, [lr]
 800a810:	fb05 a202 	mla	r2, r5, r2, sl
 800a814:	fa13 f38b 	uxtah	r3, r3, fp
 800a818:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a81c:	fa1f fb82 	uxth.w	fp, r2
 800a820:	f8de 2000 	ldr.w	r2, [lr]
 800a824:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a828:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a832:	4581      	cmp	r9, r0
 800a834:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a838:	f84e 3b04 	str.w	r3, [lr], #4
 800a83c:	d2db      	bcs.n	800a7f6 <quorem+0x42>
 800a83e:	f856 300c 	ldr.w	r3, [r6, ip]
 800a842:	b933      	cbnz	r3, 800a852 <quorem+0x9e>
 800a844:	9b01      	ldr	r3, [sp, #4]
 800a846:	3b04      	subs	r3, #4
 800a848:	429e      	cmp	r6, r3
 800a84a:	461a      	mov	r2, r3
 800a84c:	d330      	bcc.n	800a8b0 <quorem+0xfc>
 800a84e:	f8c8 4010 	str.w	r4, [r8, #16]
 800a852:	4640      	mov	r0, r8
 800a854:	f001 f840 	bl	800b8d8 <__mcmp>
 800a858:	2800      	cmp	r0, #0
 800a85a:	db25      	blt.n	800a8a8 <quorem+0xf4>
 800a85c:	3501      	adds	r5, #1
 800a85e:	4630      	mov	r0, r6
 800a860:	f04f 0c00 	mov.w	ip, #0
 800a864:	f857 2b04 	ldr.w	r2, [r7], #4
 800a868:	f8d0 e000 	ldr.w	lr, [r0]
 800a86c:	b293      	uxth	r3, r2
 800a86e:	ebac 0303 	sub.w	r3, ip, r3
 800a872:	0c12      	lsrs	r2, r2, #16
 800a874:	fa13 f38e 	uxtah	r3, r3, lr
 800a878:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a87c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a880:	b29b      	uxth	r3, r3
 800a882:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a886:	45b9      	cmp	r9, r7
 800a888:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a88c:	f840 3b04 	str.w	r3, [r0], #4
 800a890:	d2e8      	bcs.n	800a864 <quorem+0xb0>
 800a892:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a896:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a89a:	b92a      	cbnz	r2, 800a8a8 <quorem+0xf4>
 800a89c:	3b04      	subs	r3, #4
 800a89e:	429e      	cmp	r6, r3
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	d30b      	bcc.n	800a8bc <quorem+0x108>
 800a8a4:	f8c8 4010 	str.w	r4, [r8, #16]
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	b003      	add	sp, #12
 800a8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b0:	6812      	ldr	r2, [r2, #0]
 800a8b2:	3b04      	subs	r3, #4
 800a8b4:	2a00      	cmp	r2, #0
 800a8b6:	d1ca      	bne.n	800a84e <quorem+0x9a>
 800a8b8:	3c01      	subs	r4, #1
 800a8ba:	e7c5      	b.n	800a848 <quorem+0x94>
 800a8bc:	6812      	ldr	r2, [r2, #0]
 800a8be:	3b04      	subs	r3, #4
 800a8c0:	2a00      	cmp	r2, #0
 800a8c2:	d1ef      	bne.n	800a8a4 <quorem+0xf0>
 800a8c4:	3c01      	subs	r4, #1
 800a8c6:	e7ea      	b.n	800a89e <quorem+0xea>
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	e7ee      	b.n	800a8aa <quorem+0xf6>
 800a8cc:	0000      	movs	r0, r0
	...

0800a8d0 <_dtoa_r>:
 800a8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d4:	ec57 6b10 	vmov	r6, r7, d0
 800a8d8:	b097      	sub	sp, #92	; 0x5c
 800a8da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a8dc:	9106      	str	r1, [sp, #24]
 800a8de:	4604      	mov	r4, r0
 800a8e0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8e2:	9312      	str	r3, [sp, #72]	; 0x48
 800a8e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a8e8:	e9cd 6700 	strd	r6, r7, [sp]
 800a8ec:	b93d      	cbnz	r5, 800a8fe <_dtoa_r+0x2e>
 800a8ee:	2010      	movs	r0, #16
 800a8f0:	f000 fdb8 	bl	800b464 <malloc>
 800a8f4:	6260      	str	r0, [r4, #36]	; 0x24
 800a8f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a8fa:	6005      	str	r5, [r0, #0]
 800a8fc:	60c5      	str	r5, [r0, #12]
 800a8fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a900:	6819      	ldr	r1, [r3, #0]
 800a902:	b151      	cbz	r1, 800a91a <_dtoa_r+0x4a>
 800a904:	685a      	ldr	r2, [r3, #4]
 800a906:	604a      	str	r2, [r1, #4]
 800a908:	2301      	movs	r3, #1
 800a90a:	4093      	lsls	r3, r2
 800a90c:	608b      	str	r3, [r1, #8]
 800a90e:	4620      	mov	r0, r4
 800a910:	f000 fe01 	bl	800b516 <_Bfree>
 800a914:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a916:	2200      	movs	r2, #0
 800a918:	601a      	str	r2, [r3, #0]
 800a91a:	1e3b      	subs	r3, r7, #0
 800a91c:	bfbb      	ittet	lt
 800a91e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a922:	9301      	strlt	r3, [sp, #4]
 800a924:	2300      	movge	r3, #0
 800a926:	2201      	movlt	r2, #1
 800a928:	bfac      	ite	ge
 800a92a:	f8c8 3000 	strge.w	r3, [r8]
 800a92e:	f8c8 2000 	strlt.w	r2, [r8]
 800a932:	4baf      	ldr	r3, [pc, #700]	; (800abf0 <_dtoa_r+0x320>)
 800a934:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a938:	ea33 0308 	bics.w	r3, r3, r8
 800a93c:	d114      	bne.n	800a968 <_dtoa_r+0x98>
 800a93e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a940:	f242 730f 	movw	r3, #9999	; 0x270f
 800a944:	6013      	str	r3, [r2, #0]
 800a946:	9b00      	ldr	r3, [sp, #0]
 800a948:	b923      	cbnz	r3, 800a954 <_dtoa_r+0x84>
 800a94a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a94e:	2800      	cmp	r0, #0
 800a950:	f000 8542 	beq.w	800b3d8 <_dtoa_r+0xb08>
 800a954:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a956:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ac04 <_dtoa_r+0x334>
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	f000 8544 	beq.w	800b3e8 <_dtoa_r+0xb18>
 800a960:	f10b 0303 	add.w	r3, fp, #3
 800a964:	f000 bd3e 	b.w	800b3e4 <_dtoa_r+0xb14>
 800a968:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a96c:	2200      	movs	r2, #0
 800a96e:	2300      	movs	r3, #0
 800a970:	4630      	mov	r0, r6
 800a972:	4639      	mov	r1, r7
 800a974:	f7f6 f8b8 	bl	8000ae8 <__aeabi_dcmpeq>
 800a978:	4681      	mov	r9, r0
 800a97a:	b168      	cbz	r0, 800a998 <_dtoa_r+0xc8>
 800a97c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a97e:	2301      	movs	r3, #1
 800a980:	6013      	str	r3, [r2, #0]
 800a982:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a984:	2b00      	cmp	r3, #0
 800a986:	f000 8524 	beq.w	800b3d2 <_dtoa_r+0xb02>
 800a98a:	4b9a      	ldr	r3, [pc, #616]	; (800abf4 <_dtoa_r+0x324>)
 800a98c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a98e:	f103 3bff 	add.w	fp, r3, #4294967295
 800a992:	6013      	str	r3, [r2, #0]
 800a994:	f000 bd28 	b.w	800b3e8 <_dtoa_r+0xb18>
 800a998:	aa14      	add	r2, sp, #80	; 0x50
 800a99a:	a915      	add	r1, sp, #84	; 0x54
 800a99c:	ec47 6b10 	vmov	d0, r6, r7
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f001 f810 	bl	800b9c6 <__d2b>
 800a9a6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a9aa:	9004      	str	r0, [sp, #16]
 800a9ac:	2d00      	cmp	r5, #0
 800a9ae:	d07c      	beq.n	800aaaa <_dtoa_r+0x1da>
 800a9b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a9b4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a9b8:	46b2      	mov	sl, r6
 800a9ba:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a9be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a9c2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	4b8b      	ldr	r3, [pc, #556]	; (800abf8 <_dtoa_r+0x328>)
 800a9ca:	4650      	mov	r0, sl
 800a9cc:	4659      	mov	r1, fp
 800a9ce:	f7f5 fc6b 	bl	80002a8 <__aeabi_dsub>
 800a9d2:	a381      	add	r3, pc, #516	; (adr r3, 800abd8 <_dtoa_r+0x308>)
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	f7f5 fe1e 	bl	8000618 <__aeabi_dmul>
 800a9dc:	a380      	add	r3, pc, #512	; (adr r3, 800abe0 <_dtoa_r+0x310>)
 800a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e2:	f7f5 fc63 	bl	80002ac <__adddf3>
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	4628      	mov	r0, r5
 800a9ea:	460f      	mov	r7, r1
 800a9ec:	f7f5 fdaa 	bl	8000544 <__aeabi_i2d>
 800a9f0:	a37d      	add	r3, pc, #500	; (adr r3, 800abe8 <_dtoa_r+0x318>)
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	f7f5 fe0f 	bl	8000618 <__aeabi_dmul>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	4630      	mov	r0, r6
 800aa00:	4639      	mov	r1, r7
 800aa02:	f7f5 fc53 	bl	80002ac <__adddf3>
 800aa06:	4606      	mov	r6, r0
 800aa08:	460f      	mov	r7, r1
 800aa0a:	f7f6 f8b5 	bl	8000b78 <__aeabi_d2iz>
 800aa0e:	2200      	movs	r2, #0
 800aa10:	4682      	mov	sl, r0
 800aa12:	2300      	movs	r3, #0
 800aa14:	4630      	mov	r0, r6
 800aa16:	4639      	mov	r1, r7
 800aa18:	f7f6 f870 	bl	8000afc <__aeabi_dcmplt>
 800aa1c:	b148      	cbz	r0, 800aa32 <_dtoa_r+0x162>
 800aa1e:	4650      	mov	r0, sl
 800aa20:	f7f5 fd90 	bl	8000544 <__aeabi_i2d>
 800aa24:	4632      	mov	r2, r6
 800aa26:	463b      	mov	r3, r7
 800aa28:	f7f6 f85e 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa2c:	b908      	cbnz	r0, 800aa32 <_dtoa_r+0x162>
 800aa2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa32:	f1ba 0f16 	cmp.w	sl, #22
 800aa36:	d859      	bhi.n	800aaec <_dtoa_r+0x21c>
 800aa38:	4970      	ldr	r1, [pc, #448]	; (800abfc <_dtoa_r+0x32c>)
 800aa3a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800aa3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa42:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa46:	f7f6 f877 	bl	8000b38 <__aeabi_dcmpgt>
 800aa4a:	2800      	cmp	r0, #0
 800aa4c:	d050      	beq.n	800aaf0 <_dtoa_r+0x220>
 800aa4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa52:	2300      	movs	r3, #0
 800aa54:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa58:	1b5d      	subs	r5, r3, r5
 800aa5a:	f1b5 0801 	subs.w	r8, r5, #1
 800aa5e:	bf49      	itett	mi
 800aa60:	f1c5 0301 	rsbmi	r3, r5, #1
 800aa64:	2300      	movpl	r3, #0
 800aa66:	9305      	strmi	r3, [sp, #20]
 800aa68:	f04f 0800 	movmi.w	r8, #0
 800aa6c:	bf58      	it	pl
 800aa6e:	9305      	strpl	r3, [sp, #20]
 800aa70:	f1ba 0f00 	cmp.w	sl, #0
 800aa74:	db3e      	blt.n	800aaf4 <_dtoa_r+0x224>
 800aa76:	2300      	movs	r3, #0
 800aa78:	44d0      	add	r8, sl
 800aa7a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800aa7e:	9307      	str	r3, [sp, #28]
 800aa80:	9b06      	ldr	r3, [sp, #24]
 800aa82:	2b09      	cmp	r3, #9
 800aa84:	f200 8090 	bhi.w	800aba8 <_dtoa_r+0x2d8>
 800aa88:	2b05      	cmp	r3, #5
 800aa8a:	bfc4      	itt	gt
 800aa8c:	3b04      	subgt	r3, #4
 800aa8e:	9306      	strgt	r3, [sp, #24]
 800aa90:	9b06      	ldr	r3, [sp, #24]
 800aa92:	f1a3 0302 	sub.w	r3, r3, #2
 800aa96:	bfcc      	ite	gt
 800aa98:	2500      	movgt	r5, #0
 800aa9a:	2501      	movle	r5, #1
 800aa9c:	2b03      	cmp	r3, #3
 800aa9e:	f200 808f 	bhi.w	800abc0 <_dtoa_r+0x2f0>
 800aaa2:	e8df f003 	tbb	[pc, r3]
 800aaa6:	7f7d      	.short	0x7f7d
 800aaa8:	7131      	.short	0x7131
 800aaaa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800aaae:	441d      	add	r5, r3
 800aab0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800aab4:	2820      	cmp	r0, #32
 800aab6:	dd13      	ble.n	800aae0 <_dtoa_r+0x210>
 800aab8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800aabc:	9b00      	ldr	r3, [sp, #0]
 800aabe:	fa08 f800 	lsl.w	r8, r8, r0
 800aac2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800aac6:	fa23 f000 	lsr.w	r0, r3, r0
 800aaca:	ea48 0000 	orr.w	r0, r8, r0
 800aace:	f7f5 fd29 	bl	8000524 <__aeabi_ui2d>
 800aad2:	2301      	movs	r3, #1
 800aad4:	4682      	mov	sl, r0
 800aad6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800aada:	3d01      	subs	r5, #1
 800aadc:	9313      	str	r3, [sp, #76]	; 0x4c
 800aade:	e772      	b.n	800a9c6 <_dtoa_r+0xf6>
 800aae0:	9b00      	ldr	r3, [sp, #0]
 800aae2:	f1c0 0020 	rsb	r0, r0, #32
 800aae6:	fa03 f000 	lsl.w	r0, r3, r0
 800aaea:	e7f0      	b.n	800aace <_dtoa_r+0x1fe>
 800aaec:	2301      	movs	r3, #1
 800aaee:	e7b1      	b.n	800aa54 <_dtoa_r+0x184>
 800aaf0:	900f      	str	r0, [sp, #60]	; 0x3c
 800aaf2:	e7b0      	b.n	800aa56 <_dtoa_r+0x186>
 800aaf4:	9b05      	ldr	r3, [sp, #20]
 800aaf6:	eba3 030a 	sub.w	r3, r3, sl
 800aafa:	9305      	str	r3, [sp, #20]
 800aafc:	f1ca 0300 	rsb	r3, sl, #0
 800ab00:	9307      	str	r3, [sp, #28]
 800ab02:	2300      	movs	r3, #0
 800ab04:	930e      	str	r3, [sp, #56]	; 0x38
 800ab06:	e7bb      	b.n	800aa80 <_dtoa_r+0x1b0>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	930a      	str	r3, [sp, #40]	; 0x28
 800ab0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	dd59      	ble.n	800abc6 <_dtoa_r+0x2f6>
 800ab12:	9302      	str	r3, [sp, #8]
 800ab14:	4699      	mov	r9, r3
 800ab16:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ab18:	2200      	movs	r2, #0
 800ab1a:	6072      	str	r2, [r6, #4]
 800ab1c:	2204      	movs	r2, #4
 800ab1e:	f102 0014 	add.w	r0, r2, #20
 800ab22:	4298      	cmp	r0, r3
 800ab24:	6871      	ldr	r1, [r6, #4]
 800ab26:	d953      	bls.n	800abd0 <_dtoa_r+0x300>
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f000 fcc0 	bl	800b4ae <_Balloc>
 800ab2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab30:	6030      	str	r0, [r6, #0]
 800ab32:	f1b9 0f0e 	cmp.w	r9, #14
 800ab36:	f8d3 b000 	ldr.w	fp, [r3]
 800ab3a:	f200 80e6 	bhi.w	800ad0a <_dtoa_r+0x43a>
 800ab3e:	2d00      	cmp	r5, #0
 800ab40:	f000 80e3 	beq.w	800ad0a <_dtoa_r+0x43a>
 800ab44:	ed9d 7b00 	vldr	d7, [sp]
 800ab48:	f1ba 0f00 	cmp.w	sl, #0
 800ab4c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ab50:	dd74      	ble.n	800ac3c <_dtoa_r+0x36c>
 800ab52:	4a2a      	ldr	r2, [pc, #168]	; (800abfc <_dtoa_r+0x32c>)
 800ab54:	f00a 030f 	and.w	r3, sl, #15
 800ab58:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ab5c:	ed93 7b00 	vldr	d7, [r3]
 800ab60:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ab64:	06f0      	lsls	r0, r6, #27
 800ab66:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ab6a:	d565      	bpl.n	800ac38 <_dtoa_r+0x368>
 800ab6c:	4b24      	ldr	r3, [pc, #144]	; (800ac00 <_dtoa_r+0x330>)
 800ab6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ab72:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab76:	f7f5 fe79 	bl	800086c <__aeabi_ddiv>
 800ab7a:	e9cd 0100 	strd	r0, r1, [sp]
 800ab7e:	f006 060f 	and.w	r6, r6, #15
 800ab82:	2503      	movs	r5, #3
 800ab84:	4f1e      	ldr	r7, [pc, #120]	; (800ac00 <_dtoa_r+0x330>)
 800ab86:	e04c      	b.n	800ac22 <_dtoa_r+0x352>
 800ab88:	2301      	movs	r3, #1
 800ab8a:	930a      	str	r3, [sp, #40]	; 0x28
 800ab8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab8e:	4453      	add	r3, sl
 800ab90:	f103 0901 	add.w	r9, r3, #1
 800ab94:	9302      	str	r3, [sp, #8]
 800ab96:	464b      	mov	r3, r9
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	bfb8      	it	lt
 800ab9c:	2301      	movlt	r3, #1
 800ab9e:	e7ba      	b.n	800ab16 <_dtoa_r+0x246>
 800aba0:	2300      	movs	r3, #0
 800aba2:	e7b2      	b.n	800ab0a <_dtoa_r+0x23a>
 800aba4:	2300      	movs	r3, #0
 800aba6:	e7f0      	b.n	800ab8a <_dtoa_r+0x2ba>
 800aba8:	2501      	movs	r5, #1
 800abaa:	2300      	movs	r3, #0
 800abac:	9306      	str	r3, [sp, #24]
 800abae:	950a      	str	r5, [sp, #40]	; 0x28
 800abb0:	f04f 33ff 	mov.w	r3, #4294967295
 800abb4:	9302      	str	r3, [sp, #8]
 800abb6:	4699      	mov	r9, r3
 800abb8:	2200      	movs	r2, #0
 800abba:	2312      	movs	r3, #18
 800abbc:	920b      	str	r2, [sp, #44]	; 0x2c
 800abbe:	e7aa      	b.n	800ab16 <_dtoa_r+0x246>
 800abc0:	2301      	movs	r3, #1
 800abc2:	930a      	str	r3, [sp, #40]	; 0x28
 800abc4:	e7f4      	b.n	800abb0 <_dtoa_r+0x2e0>
 800abc6:	2301      	movs	r3, #1
 800abc8:	9302      	str	r3, [sp, #8]
 800abca:	4699      	mov	r9, r3
 800abcc:	461a      	mov	r2, r3
 800abce:	e7f5      	b.n	800abbc <_dtoa_r+0x2ec>
 800abd0:	3101      	adds	r1, #1
 800abd2:	6071      	str	r1, [r6, #4]
 800abd4:	0052      	lsls	r2, r2, #1
 800abd6:	e7a2      	b.n	800ab1e <_dtoa_r+0x24e>
 800abd8:	636f4361 	.word	0x636f4361
 800abdc:	3fd287a7 	.word	0x3fd287a7
 800abe0:	8b60c8b3 	.word	0x8b60c8b3
 800abe4:	3fc68a28 	.word	0x3fc68a28
 800abe8:	509f79fb 	.word	0x509f79fb
 800abec:	3fd34413 	.word	0x3fd34413
 800abf0:	7ff00000 	.word	0x7ff00000
 800abf4:	0800c495 	.word	0x0800c495
 800abf8:	3ff80000 	.word	0x3ff80000
 800abfc:	0800c4f8 	.word	0x0800c4f8
 800ac00:	0800c4d0 	.word	0x0800c4d0
 800ac04:	0800c4c1 	.word	0x0800c4c1
 800ac08:	07f1      	lsls	r1, r6, #31
 800ac0a:	d508      	bpl.n	800ac1e <_dtoa_r+0x34e>
 800ac0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ac10:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac14:	f7f5 fd00 	bl	8000618 <__aeabi_dmul>
 800ac18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ac1c:	3501      	adds	r5, #1
 800ac1e:	1076      	asrs	r6, r6, #1
 800ac20:	3708      	adds	r7, #8
 800ac22:	2e00      	cmp	r6, #0
 800ac24:	d1f0      	bne.n	800ac08 <_dtoa_r+0x338>
 800ac26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ac2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac2e:	f7f5 fe1d 	bl	800086c <__aeabi_ddiv>
 800ac32:	e9cd 0100 	strd	r0, r1, [sp]
 800ac36:	e01a      	b.n	800ac6e <_dtoa_r+0x39e>
 800ac38:	2502      	movs	r5, #2
 800ac3a:	e7a3      	b.n	800ab84 <_dtoa_r+0x2b4>
 800ac3c:	f000 80a0 	beq.w	800ad80 <_dtoa_r+0x4b0>
 800ac40:	f1ca 0600 	rsb	r6, sl, #0
 800ac44:	4b9f      	ldr	r3, [pc, #636]	; (800aec4 <_dtoa_r+0x5f4>)
 800ac46:	4fa0      	ldr	r7, [pc, #640]	; (800aec8 <_dtoa_r+0x5f8>)
 800ac48:	f006 020f 	and.w	r2, r6, #15
 800ac4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac58:	f7f5 fcde 	bl	8000618 <__aeabi_dmul>
 800ac5c:	e9cd 0100 	strd	r0, r1, [sp]
 800ac60:	1136      	asrs	r6, r6, #4
 800ac62:	2300      	movs	r3, #0
 800ac64:	2502      	movs	r5, #2
 800ac66:	2e00      	cmp	r6, #0
 800ac68:	d17f      	bne.n	800ad6a <_dtoa_r+0x49a>
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1e1      	bne.n	800ac32 <_dtoa_r+0x362>
 800ac6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	f000 8087 	beq.w	800ad84 <_dtoa_r+0x4b4>
 800ac76:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	4b93      	ldr	r3, [pc, #588]	; (800aecc <_dtoa_r+0x5fc>)
 800ac7e:	4630      	mov	r0, r6
 800ac80:	4639      	mov	r1, r7
 800ac82:	f7f5 ff3b 	bl	8000afc <__aeabi_dcmplt>
 800ac86:	2800      	cmp	r0, #0
 800ac88:	d07c      	beq.n	800ad84 <_dtoa_r+0x4b4>
 800ac8a:	f1b9 0f00 	cmp.w	r9, #0
 800ac8e:	d079      	beq.n	800ad84 <_dtoa_r+0x4b4>
 800ac90:	9b02      	ldr	r3, [sp, #8]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	dd35      	ble.n	800ad02 <_dtoa_r+0x432>
 800ac96:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ac9a:	9308      	str	r3, [sp, #32]
 800ac9c:	4639      	mov	r1, r7
 800ac9e:	2200      	movs	r2, #0
 800aca0:	4b8b      	ldr	r3, [pc, #556]	; (800aed0 <_dtoa_r+0x600>)
 800aca2:	4630      	mov	r0, r6
 800aca4:	f7f5 fcb8 	bl	8000618 <__aeabi_dmul>
 800aca8:	e9cd 0100 	strd	r0, r1, [sp]
 800acac:	9f02      	ldr	r7, [sp, #8]
 800acae:	3501      	adds	r5, #1
 800acb0:	4628      	mov	r0, r5
 800acb2:	f7f5 fc47 	bl	8000544 <__aeabi_i2d>
 800acb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acba:	f7f5 fcad 	bl	8000618 <__aeabi_dmul>
 800acbe:	2200      	movs	r2, #0
 800acc0:	4b84      	ldr	r3, [pc, #528]	; (800aed4 <_dtoa_r+0x604>)
 800acc2:	f7f5 faf3 	bl	80002ac <__adddf3>
 800acc6:	4605      	mov	r5, r0
 800acc8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800accc:	2f00      	cmp	r7, #0
 800acce:	d15d      	bne.n	800ad8c <_dtoa_r+0x4bc>
 800acd0:	2200      	movs	r2, #0
 800acd2:	4b81      	ldr	r3, [pc, #516]	; (800aed8 <_dtoa_r+0x608>)
 800acd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acd8:	f7f5 fae6 	bl	80002a8 <__aeabi_dsub>
 800acdc:	462a      	mov	r2, r5
 800acde:	4633      	mov	r3, r6
 800ace0:	e9cd 0100 	strd	r0, r1, [sp]
 800ace4:	f7f5 ff28 	bl	8000b38 <__aeabi_dcmpgt>
 800ace8:	2800      	cmp	r0, #0
 800acea:	f040 8288 	bne.w	800b1fe <_dtoa_r+0x92e>
 800acee:	462a      	mov	r2, r5
 800acf0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800acf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acf8:	f7f5 ff00 	bl	8000afc <__aeabi_dcmplt>
 800acfc:	2800      	cmp	r0, #0
 800acfe:	f040 827c 	bne.w	800b1fa <_dtoa_r+0x92a>
 800ad02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ad06:	e9cd 2300 	strd	r2, r3, [sp]
 800ad0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f2c0 8150 	blt.w	800afb2 <_dtoa_r+0x6e2>
 800ad12:	f1ba 0f0e 	cmp.w	sl, #14
 800ad16:	f300 814c 	bgt.w	800afb2 <_dtoa_r+0x6e2>
 800ad1a:	4b6a      	ldr	r3, [pc, #424]	; (800aec4 <_dtoa_r+0x5f4>)
 800ad1c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad20:	ed93 7b00 	vldr	d7, [r3]
 800ad24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ad2c:	f280 80d8 	bge.w	800aee0 <_dtoa_r+0x610>
 800ad30:	f1b9 0f00 	cmp.w	r9, #0
 800ad34:	f300 80d4 	bgt.w	800aee0 <_dtoa_r+0x610>
 800ad38:	f040 825e 	bne.w	800b1f8 <_dtoa_r+0x928>
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4b66      	ldr	r3, [pc, #408]	; (800aed8 <_dtoa_r+0x608>)
 800ad40:	ec51 0b17 	vmov	r0, r1, d7
 800ad44:	f7f5 fc68 	bl	8000618 <__aeabi_dmul>
 800ad48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad4c:	f7f5 feea 	bl	8000b24 <__aeabi_dcmpge>
 800ad50:	464f      	mov	r7, r9
 800ad52:	464e      	mov	r6, r9
 800ad54:	2800      	cmp	r0, #0
 800ad56:	f040 8234 	bne.w	800b1c2 <_dtoa_r+0x8f2>
 800ad5a:	2331      	movs	r3, #49	; 0x31
 800ad5c:	f10b 0501 	add.w	r5, fp, #1
 800ad60:	f88b 3000 	strb.w	r3, [fp]
 800ad64:	f10a 0a01 	add.w	sl, sl, #1
 800ad68:	e22f      	b.n	800b1ca <_dtoa_r+0x8fa>
 800ad6a:	07f2      	lsls	r2, r6, #31
 800ad6c:	d505      	bpl.n	800ad7a <_dtoa_r+0x4aa>
 800ad6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad72:	f7f5 fc51 	bl	8000618 <__aeabi_dmul>
 800ad76:	3501      	adds	r5, #1
 800ad78:	2301      	movs	r3, #1
 800ad7a:	1076      	asrs	r6, r6, #1
 800ad7c:	3708      	adds	r7, #8
 800ad7e:	e772      	b.n	800ac66 <_dtoa_r+0x396>
 800ad80:	2502      	movs	r5, #2
 800ad82:	e774      	b.n	800ac6e <_dtoa_r+0x39e>
 800ad84:	f8cd a020 	str.w	sl, [sp, #32]
 800ad88:	464f      	mov	r7, r9
 800ad8a:	e791      	b.n	800acb0 <_dtoa_r+0x3e0>
 800ad8c:	4b4d      	ldr	r3, [pc, #308]	; (800aec4 <_dtoa_r+0x5f4>)
 800ad8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad92:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ad96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d047      	beq.n	800ae2c <_dtoa_r+0x55c>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	460b      	mov	r3, r1
 800ada0:	2000      	movs	r0, #0
 800ada2:	494e      	ldr	r1, [pc, #312]	; (800aedc <_dtoa_r+0x60c>)
 800ada4:	f7f5 fd62 	bl	800086c <__aeabi_ddiv>
 800ada8:	462a      	mov	r2, r5
 800adaa:	4633      	mov	r3, r6
 800adac:	f7f5 fa7c 	bl	80002a8 <__aeabi_dsub>
 800adb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800adb4:	465d      	mov	r5, fp
 800adb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800adba:	f7f5 fedd 	bl	8000b78 <__aeabi_d2iz>
 800adbe:	4606      	mov	r6, r0
 800adc0:	f7f5 fbc0 	bl	8000544 <__aeabi_i2d>
 800adc4:	4602      	mov	r2, r0
 800adc6:	460b      	mov	r3, r1
 800adc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800adcc:	f7f5 fa6c 	bl	80002a8 <__aeabi_dsub>
 800add0:	3630      	adds	r6, #48	; 0x30
 800add2:	f805 6b01 	strb.w	r6, [r5], #1
 800add6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800adda:	e9cd 0100 	strd	r0, r1, [sp]
 800adde:	f7f5 fe8d 	bl	8000afc <__aeabi_dcmplt>
 800ade2:	2800      	cmp	r0, #0
 800ade4:	d163      	bne.n	800aeae <_dtoa_r+0x5de>
 800ade6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adea:	2000      	movs	r0, #0
 800adec:	4937      	ldr	r1, [pc, #220]	; (800aecc <_dtoa_r+0x5fc>)
 800adee:	f7f5 fa5b 	bl	80002a8 <__aeabi_dsub>
 800adf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800adf6:	f7f5 fe81 	bl	8000afc <__aeabi_dcmplt>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	f040 80b7 	bne.w	800af6e <_dtoa_r+0x69e>
 800ae00:	eba5 030b 	sub.w	r3, r5, fp
 800ae04:	429f      	cmp	r7, r3
 800ae06:	f77f af7c 	ble.w	800ad02 <_dtoa_r+0x432>
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	4b30      	ldr	r3, [pc, #192]	; (800aed0 <_dtoa_r+0x600>)
 800ae0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae12:	f7f5 fc01 	bl	8000618 <__aeabi_dmul>
 800ae16:	2200      	movs	r2, #0
 800ae18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae1c:	4b2c      	ldr	r3, [pc, #176]	; (800aed0 <_dtoa_r+0x600>)
 800ae1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae22:	f7f5 fbf9 	bl	8000618 <__aeabi_dmul>
 800ae26:	e9cd 0100 	strd	r0, r1, [sp]
 800ae2a:	e7c4      	b.n	800adb6 <_dtoa_r+0x4e6>
 800ae2c:	462a      	mov	r2, r5
 800ae2e:	4633      	mov	r3, r6
 800ae30:	f7f5 fbf2 	bl	8000618 <__aeabi_dmul>
 800ae34:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae38:	eb0b 0507 	add.w	r5, fp, r7
 800ae3c:	465e      	mov	r6, fp
 800ae3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae42:	f7f5 fe99 	bl	8000b78 <__aeabi_d2iz>
 800ae46:	4607      	mov	r7, r0
 800ae48:	f7f5 fb7c 	bl	8000544 <__aeabi_i2d>
 800ae4c:	3730      	adds	r7, #48	; 0x30
 800ae4e:	4602      	mov	r2, r0
 800ae50:	460b      	mov	r3, r1
 800ae52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae56:	f7f5 fa27 	bl	80002a8 <__aeabi_dsub>
 800ae5a:	f806 7b01 	strb.w	r7, [r6], #1
 800ae5e:	42ae      	cmp	r6, r5
 800ae60:	e9cd 0100 	strd	r0, r1, [sp]
 800ae64:	f04f 0200 	mov.w	r2, #0
 800ae68:	d126      	bne.n	800aeb8 <_dtoa_r+0x5e8>
 800ae6a:	4b1c      	ldr	r3, [pc, #112]	; (800aedc <_dtoa_r+0x60c>)
 800ae6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae70:	f7f5 fa1c 	bl	80002ac <__adddf3>
 800ae74:	4602      	mov	r2, r0
 800ae76:	460b      	mov	r3, r1
 800ae78:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae7c:	f7f5 fe5c 	bl	8000b38 <__aeabi_dcmpgt>
 800ae80:	2800      	cmp	r0, #0
 800ae82:	d174      	bne.n	800af6e <_dtoa_r+0x69e>
 800ae84:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ae88:	2000      	movs	r0, #0
 800ae8a:	4914      	ldr	r1, [pc, #80]	; (800aedc <_dtoa_r+0x60c>)
 800ae8c:	f7f5 fa0c 	bl	80002a8 <__aeabi_dsub>
 800ae90:	4602      	mov	r2, r0
 800ae92:	460b      	mov	r3, r1
 800ae94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae98:	f7f5 fe30 	bl	8000afc <__aeabi_dcmplt>
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	f43f af30 	beq.w	800ad02 <_dtoa_r+0x432>
 800aea2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aea6:	2b30      	cmp	r3, #48	; 0x30
 800aea8:	f105 32ff 	add.w	r2, r5, #4294967295
 800aeac:	d002      	beq.n	800aeb4 <_dtoa_r+0x5e4>
 800aeae:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aeb2:	e04a      	b.n	800af4a <_dtoa_r+0x67a>
 800aeb4:	4615      	mov	r5, r2
 800aeb6:	e7f4      	b.n	800aea2 <_dtoa_r+0x5d2>
 800aeb8:	4b05      	ldr	r3, [pc, #20]	; (800aed0 <_dtoa_r+0x600>)
 800aeba:	f7f5 fbad 	bl	8000618 <__aeabi_dmul>
 800aebe:	e9cd 0100 	strd	r0, r1, [sp]
 800aec2:	e7bc      	b.n	800ae3e <_dtoa_r+0x56e>
 800aec4:	0800c4f8 	.word	0x0800c4f8
 800aec8:	0800c4d0 	.word	0x0800c4d0
 800aecc:	3ff00000 	.word	0x3ff00000
 800aed0:	40240000 	.word	0x40240000
 800aed4:	401c0000 	.word	0x401c0000
 800aed8:	40140000 	.word	0x40140000
 800aedc:	3fe00000 	.word	0x3fe00000
 800aee0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aee4:	465d      	mov	r5, fp
 800aee6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aeea:	4630      	mov	r0, r6
 800aeec:	4639      	mov	r1, r7
 800aeee:	f7f5 fcbd 	bl	800086c <__aeabi_ddiv>
 800aef2:	f7f5 fe41 	bl	8000b78 <__aeabi_d2iz>
 800aef6:	4680      	mov	r8, r0
 800aef8:	f7f5 fb24 	bl	8000544 <__aeabi_i2d>
 800aefc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af00:	f7f5 fb8a 	bl	8000618 <__aeabi_dmul>
 800af04:	4602      	mov	r2, r0
 800af06:	460b      	mov	r3, r1
 800af08:	4630      	mov	r0, r6
 800af0a:	4639      	mov	r1, r7
 800af0c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800af10:	f7f5 f9ca 	bl	80002a8 <__aeabi_dsub>
 800af14:	f805 6b01 	strb.w	r6, [r5], #1
 800af18:	eba5 060b 	sub.w	r6, r5, fp
 800af1c:	45b1      	cmp	r9, r6
 800af1e:	4602      	mov	r2, r0
 800af20:	460b      	mov	r3, r1
 800af22:	d139      	bne.n	800af98 <_dtoa_r+0x6c8>
 800af24:	f7f5 f9c2 	bl	80002ac <__adddf3>
 800af28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af2c:	4606      	mov	r6, r0
 800af2e:	460f      	mov	r7, r1
 800af30:	f7f5 fe02 	bl	8000b38 <__aeabi_dcmpgt>
 800af34:	b9c8      	cbnz	r0, 800af6a <_dtoa_r+0x69a>
 800af36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af3a:	4630      	mov	r0, r6
 800af3c:	4639      	mov	r1, r7
 800af3e:	f7f5 fdd3 	bl	8000ae8 <__aeabi_dcmpeq>
 800af42:	b110      	cbz	r0, 800af4a <_dtoa_r+0x67a>
 800af44:	f018 0f01 	tst.w	r8, #1
 800af48:	d10f      	bne.n	800af6a <_dtoa_r+0x69a>
 800af4a:	9904      	ldr	r1, [sp, #16]
 800af4c:	4620      	mov	r0, r4
 800af4e:	f000 fae2 	bl	800b516 <_Bfree>
 800af52:	2300      	movs	r3, #0
 800af54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af56:	702b      	strb	r3, [r5, #0]
 800af58:	f10a 0301 	add.w	r3, sl, #1
 800af5c:	6013      	str	r3, [r2, #0]
 800af5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af60:	2b00      	cmp	r3, #0
 800af62:	f000 8241 	beq.w	800b3e8 <_dtoa_r+0xb18>
 800af66:	601d      	str	r5, [r3, #0]
 800af68:	e23e      	b.n	800b3e8 <_dtoa_r+0xb18>
 800af6a:	f8cd a020 	str.w	sl, [sp, #32]
 800af6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800af72:	2a39      	cmp	r2, #57	; 0x39
 800af74:	f105 33ff 	add.w	r3, r5, #4294967295
 800af78:	d108      	bne.n	800af8c <_dtoa_r+0x6bc>
 800af7a:	459b      	cmp	fp, r3
 800af7c:	d10a      	bne.n	800af94 <_dtoa_r+0x6c4>
 800af7e:	9b08      	ldr	r3, [sp, #32]
 800af80:	3301      	adds	r3, #1
 800af82:	9308      	str	r3, [sp, #32]
 800af84:	2330      	movs	r3, #48	; 0x30
 800af86:	f88b 3000 	strb.w	r3, [fp]
 800af8a:	465b      	mov	r3, fp
 800af8c:	781a      	ldrb	r2, [r3, #0]
 800af8e:	3201      	adds	r2, #1
 800af90:	701a      	strb	r2, [r3, #0]
 800af92:	e78c      	b.n	800aeae <_dtoa_r+0x5de>
 800af94:	461d      	mov	r5, r3
 800af96:	e7ea      	b.n	800af6e <_dtoa_r+0x69e>
 800af98:	2200      	movs	r2, #0
 800af9a:	4b9b      	ldr	r3, [pc, #620]	; (800b208 <_dtoa_r+0x938>)
 800af9c:	f7f5 fb3c 	bl	8000618 <__aeabi_dmul>
 800afa0:	2200      	movs	r2, #0
 800afa2:	2300      	movs	r3, #0
 800afa4:	4606      	mov	r6, r0
 800afa6:	460f      	mov	r7, r1
 800afa8:	f7f5 fd9e 	bl	8000ae8 <__aeabi_dcmpeq>
 800afac:	2800      	cmp	r0, #0
 800afae:	d09a      	beq.n	800aee6 <_dtoa_r+0x616>
 800afb0:	e7cb      	b.n	800af4a <_dtoa_r+0x67a>
 800afb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afb4:	2a00      	cmp	r2, #0
 800afb6:	f000 808b 	beq.w	800b0d0 <_dtoa_r+0x800>
 800afba:	9a06      	ldr	r2, [sp, #24]
 800afbc:	2a01      	cmp	r2, #1
 800afbe:	dc6e      	bgt.n	800b09e <_dtoa_r+0x7ce>
 800afc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afc2:	2a00      	cmp	r2, #0
 800afc4:	d067      	beq.n	800b096 <_dtoa_r+0x7c6>
 800afc6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800afca:	9f07      	ldr	r7, [sp, #28]
 800afcc:	9d05      	ldr	r5, [sp, #20]
 800afce:	9a05      	ldr	r2, [sp, #20]
 800afd0:	2101      	movs	r1, #1
 800afd2:	441a      	add	r2, r3
 800afd4:	4620      	mov	r0, r4
 800afd6:	9205      	str	r2, [sp, #20]
 800afd8:	4498      	add	r8, r3
 800afda:	f000 fb3c 	bl	800b656 <__i2b>
 800afde:	4606      	mov	r6, r0
 800afe0:	2d00      	cmp	r5, #0
 800afe2:	dd0c      	ble.n	800affe <_dtoa_r+0x72e>
 800afe4:	f1b8 0f00 	cmp.w	r8, #0
 800afe8:	dd09      	ble.n	800affe <_dtoa_r+0x72e>
 800afea:	4545      	cmp	r5, r8
 800afec:	9a05      	ldr	r2, [sp, #20]
 800afee:	462b      	mov	r3, r5
 800aff0:	bfa8      	it	ge
 800aff2:	4643      	movge	r3, r8
 800aff4:	1ad2      	subs	r2, r2, r3
 800aff6:	9205      	str	r2, [sp, #20]
 800aff8:	1aed      	subs	r5, r5, r3
 800affa:	eba8 0803 	sub.w	r8, r8, r3
 800affe:	9b07      	ldr	r3, [sp, #28]
 800b000:	b1eb      	cbz	r3, 800b03e <_dtoa_r+0x76e>
 800b002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b004:	2b00      	cmp	r3, #0
 800b006:	d067      	beq.n	800b0d8 <_dtoa_r+0x808>
 800b008:	b18f      	cbz	r7, 800b02e <_dtoa_r+0x75e>
 800b00a:	4631      	mov	r1, r6
 800b00c:	463a      	mov	r2, r7
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 fbc0 	bl	800b794 <__pow5mult>
 800b014:	9a04      	ldr	r2, [sp, #16]
 800b016:	4601      	mov	r1, r0
 800b018:	4606      	mov	r6, r0
 800b01a:	4620      	mov	r0, r4
 800b01c:	f000 fb24 	bl	800b668 <__multiply>
 800b020:	9904      	ldr	r1, [sp, #16]
 800b022:	9008      	str	r0, [sp, #32]
 800b024:	4620      	mov	r0, r4
 800b026:	f000 fa76 	bl	800b516 <_Bfree>
 800b02a:	9b08      	ldr	r3, [sp, #32]
 800b02c:	9304      	str	r3, [sp, #16]
 800b02e:	9b07      	ldr	r3, [sp, #28]
 800b030:	1bda      	subs	r2, r3, r7
 800b032:	d004      	beq.n	800b03e <_dtoa_r+0x76e>
 800b034:	9904      	ldr	r1, [sp, #16]
 800b036:	4620      	mov	r0, r4
 800b038:	f000 fbac 	bl	800b794 <__pow5mult>
 800b03c:	9004      	str	r0, [sp, #16]
 800b03e:	2101      	movs	r1, #1
 800b040:	4620      	mov	r0, r4
 800b042:	f000 fb08 	bl	800b656 <__i2b>
 800b046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b048:	4607      	mov	r7, r0
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 81d0 	beq.w	800b3f0 <_dtoa_r+0xb20>
 800b050:	461a      	mov	r2, r3
 800b052:	4601      	mov	r1, r0
 800b054:	4620      	mov	r0, r4
 800b056:	f000 fb9d 	bl	800b794 <__pow5mult>
 800b05a:	9b06      	ldr	r3, [sp, #24]
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	4607      	mov	r7, r0
 800b060:	dc40      	bgt.n	800b0e4 <_dtoa_r+0x814>
 800b062:	9b00      	ldr	r3, [sp, #0]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d139      	bne.n	800b0dc <_dtoa_r+0x80c>
 800b068:	9b01      	ldr	r3, [sp, #4]
 800b06a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d136      	bne.n	800b0e0 <_dtoa_r+0x810>
 800b072:	9b01      	ldr	r3, [sp, #4]
 800b074:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b078:	0d1b      	lsrs	r3, r3, #20
 800b07a:	051b      	lsls	r3, r3, #20
 800b07c:	b12b      	cbz	r3, 800b08a <_dtoa_r+0x7ba>
 800b07e:	9b05      	ldr	r3, [sp, #20]
 800b080:	3301      	adds	r3, #1
 800b082:	9305      	str	r3, [sp, #20]
 800b084:	f108 0801 	add.w	r8, r8, #1
 800b088:	2301      	movs	r3, #1
 800b08a:	9307      	str	r3, [sp, #28]
 800b08c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d12a      	bne.n	800b0e8 <_dtoa_r+0x818>
 800b092:	2001      	movs	r0, #1
 800b094:	e030      	b.n	800b0f8 <_dtoa_r+0x828>
 800b096:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b098:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b09c:	e795      	b.n	800afca <_dtoa_r+0x6fa>
 800b09e:	9b07      	ldr	r3, [sp, #28]
 800b0a0:	f109 37ff 	add.w	r7, r9, #4294967295
 800b0a4:	42bb      	cmp	r3, r7
 800b0a6:	bfbf      	itttt	lt
 800b0a8:	9b07      	ldrlt	r3, [sp, #28]
 800b0aa:	9707      	strlt	r7, [sp, #28]
 800b0ac:	1afa      	sublt	r2, r7, r3
 800b0ae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b0b0:	bfbb      	ittet	lt
 800b0b2:	189b      	addlt	r3, r3, r2
 800b0b4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b0b6:	1bdf      	subge	r7, r3, r7
 800b0b8:	2700      	movlt	r7, #0
 800b0ba:	f1b9 0f00 	cmp.w	r9, #0
 800b0be:	bfb5      	itete	lt
 800b0c0:	9b05      	ldrlt	r3, [sp, #20]
 800b0c2:	9d05      	ldrge	r5, [sp, #20]
 800b0c4:	eba3 0509 	sublt.w	r5, r3, r9
 800b0c8:	464b      	movge	r3, r9
 800b0ca:	bfb8      	it	lt
 800b0cc:	2300      	movlt	r3, #0
 800b0ce:	e77e      	b.n	800afce <_dtoa_r+0x6fe>
 800b0d0:	9f07      	ldr	r7, [sp, #28]
 800b0d2:	9d05      	ldr	r5, [sp, #20]
 800b0d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b0d6:	e783      	b.n	800afe0 <_dtoa_r+0x710>
 800b0d8:	9a07      	ldr	r2, [sp, #28]
 800b0da:	e7ab      	b.n	800b034 <_dtoa_r+0x764>
 800b0dc:	2300      	movs	r3, #0
 800b0de:	e7d4      	b.n	800b08a <_dtoa_r+0x7ba>
 800b0e0:	9b00      	ldr	r3, [sp, #0]
 800b0e2:	e7d2      	b.n	800b08a <_dtoa_r+0x7ba>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	9307      	str	r3, [sp, #28]
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b0ee:	6918      	ldr	r0, [r3, #16]
 800b0f0:	f000 fa63 	bl	800b5ba <__hi0bits>
 800b0f4:	f1c0 0020 	rsb	r0, r0, #32
 800b0f8:	4440      	add	r0, r8
 800b0fa:	f010 001f 	ands.w	r0, r0, #31
 800b0fe:	d047      	beq.n	800b190 <_dtoa_r+0x8c0>
 800b100:	f1c0 0320 	rsb	r3, r0, #32
 800b104:	2b04      	cmp	r3, #4
 800b106:	dd3b      	ble.n	800b180 <_dtoa_r+0x8b0>
 800b108:	9b05      	ldr	r3, [sp, #20]
 800b10a:	f1c0 001c 	rsb	r0, r0, #28
 800b10e:	4403      	add	r3, r0
 800b110:	9305      	str	r3, [sp, #20]
 800b112:	4405      	add	r5, r0
 800b114:	4480      	add	r8, r0
 800b116:	9b05      	ldr	r3, [sp, #20]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	dd05      	ble.n	800b128 <_dtoa_r+0x858>
 800b11c:	461a      	mov	r2, r3
 800b11e:	9904      	ldr	r1, [sp, #16]
 800b120:	4620      	mov	r0, r4
 800b122:	f000 fb85 	bl	800b830 <__lshift>
 800b126:	9004      	str	r0, [sp, #16]
 800b128:	f1b8 0f00 	cmp.w	r8, #0
 800b12c:	dd05      	ble.n	800b13a <_dtoa_r+0x86a>
 800b12e:	4639      	mov	r1, r7
 800b130:	4642      	mov	r2, r8
 800b132:	4620      	mov	r0, r4
 800b134:	f000 fb7c 	bl	800b830 <__lshift>
 800b138:	4607      	mov	r7, r0
 800b13a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b13c:	b353      	cbz	r3, 800b194 <_dtoa_r+0x8c4>
 800b13e:	4639      	mov	r1, r7
 800b140:	9804      	ldr	r0, [sp, #16]
 800b142:	f000 fbc9 	bl	800b8d8 <__mcmp>
 800b146:	2800      	cmp	r0, #0
 800b148:	da24      	bge.n	800b194 <_dtoa_r+0x8c4>
 800b14a:	2300      	movs	r3, #0
 800b14c:	220a      	movs	r2, #10
 800b14e:	9904      	ldr	r1, [sp, #16]
 800b150:	4620      	mov	r0, r4
 800b152:	f000 f9f7 	bl	800b544 <__multadd>
 800b156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b158:	9004      	str	r0, [sp, #16]
 800b15a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 814d 	beq.w	800b3fe <_dtoa_r+0xb2e>
 800b164:	2300      	movs	r3, #0
 800b166:	4631      	mov	r1, r6
 800b168:	220a      	movs	r2, #10
 800b16a:	4620      	mov	r0, r4
 800b16c:	f000 f9ea 	bl	800b544 <__multadd>
 800b170:	9b02      	ldr	r3, [sp, #8]
 800b172:	2b00      	cmp	r3, #0
 800b174:	4606      	mov	r6, r0
 800b176:	dc4f      	bgt.n	800b218 <_dtoa_r+0x948>
 800b178:	9b06      	ldr	r3, [sp, #24]
 800b17a:	2b02      	cmp	r3, #2
 800b17c:	dd4c      	ble.n	800b218 <_dtoa_r+0x948>
 800b17e:	e011      	b.n	800b1a4 <_dtoa_r+0x8d4>
 800b180:	d0c9      	beq.n	800b116 <_dtoa_r+0x846>
 800b182:	9a05      	ldr	r2, [sp, #20]
 800b184:	331c      	adds	r3, #28
 800b186:	441a      	add	r2, r3
 800b188:	9205      	str	r2, [sp, #20]
 800b18a:	441d      	add	r5, r3
 800b18c:	4498      	add	r8, r3
 800b18e:	e7c2      	b.n	800b116 <_dtoa_r+0x846>
 800b190:	4603      	mov	r3, r0
 800b192:	e7f6      	b.n	800b182 <_dtoa_r+0x8b2>
 800b194:	f1b9 0f00 	cmp.w	r9, #0
 800b198:	dc38      	bgt.n	800b20c <_dtoa_r+0x93c>
 800b19a:	9b06      	ldr	r3, [sp, #24]
 800b19c:	2b02      	cmp	r3, #2
 800b19e:	dd35      	ble.n	800b20c <_dtoa_r+0x93c>
 800b1a0:	f8cd 9008 	str.w	r9, [sp, #8]
 800b1a4:	9b02      	ldr	r3, [sp, #8]
 800b1a6:	b963      	cbnz	r3, 800b1c2 <_dtoa_r+0x8f2>
 800b1a8:	4639      	mov	r1, r7
 800b1aa:	2205      	movs	r2, #5
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	f000 f9c9 	bl	800b544 <__multadd>
 800b1b2:	4601      	mov	r1, r0
 800b1b4:	4607      	mov	r7, r0
 800b1b6:	9804      	ldr	r0, [sp, #16]
 800b1b8:	f000 fb8e 	bl	800b8d8 <__mcmp>
 800b1bc:	2800      	cmp	r0, #0
 800b1be:	f73f adcc 	bgt.w	800ad5a <_dtoa_r+0x48a>
 800b1c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1c4:	465d      	mov	r5, fp
 800b1c6:	ea6f 0a03 	mvn.w	sl, r3
 800b1ca:	f04f 0900 	mov.w	r9, #0
 800b1ce:	4639      	mov	r1, r7
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f000 f9a0 	bl	800b516 <_Bfree>
 800b1d6:	2e00      	cmp	r6, #0
 800b1d8:	f43f aeb7 	beq.w	800af4a <_dtoa_r+0x67a>
 800b1dc:	f1b9 0f00 	cmp.w	r9, #0
 800b1e0:	d005      	beq.n	800b1ee <_dtoa_r+0x91e>
 800b1e2:	45b1      	cmp	r9, r6
 800b1e4:	d003      	beq.n	800b1ee <_dtoa_r+0x91e>
 800b1e6:	4649      	mov	r1, r9
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	f000 f994 	bl	800b516 <_Bfree>
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 f990 	bl	800b516 <_Bfree>
 800b1f6:	e6a8      	b.n	800af4a <_dtoa_r+0x67a>
 800b1f8:	2700      	movs	r7, #0
 800b1fa:	463e      	mov	r6, r7
 800b1fc:	e7e1      	b.n	800b1c2 <_dtoa_r+0x8f2>
 800b1fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b202:	463e      	mov	r6, r7
 800b204:	e5a9      	b.n	800ad5a <_dtoa_r+0x48a>
 800b206:	bf00      	nop
 800b208:	40240000 	.word	0x40240000
 800b20c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b20e:	f8cd 9008 	str.w	r9, [sp, #8]
 800b212:	2b00      	cmp	r3, #0
 800b214:	f000 80fa 	beq.w	800b40c <_dtoa_r+0xb3c>
 800b218:	2d00      	cmp	r5, #0
 800b21a:	dd05      	ble.n	800b228 <_dtoa_r+0x958>
 800b21c:	4631      	mov	r1, r6
 800b21e:	462a      	mov	r2, r5
 800b220:	4620      	mov	r0, r4
 800b222:	f000 fb05 	bl	800b830 <__lshift>
 800b226:	4606      	mov	r6, r0
 800b228:	9b07      	ldr	r3, [sp, #28]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d04c      	beq.n	800b2c8 <_dtoa_r+0x9f8>
 800b22e:	6871      	ldr	r1, [r6, #4]
 800b230:	4620      	mov	r0, r4
 800b232:	f000 f93c 	bl	800b4ae <_Balloc>
 800b236:	6932      	ldr	r2, [r6, #16]
 800b238:	3202      	adds	r2, #2
 800b23a:	4605      	mov	r5, r0
 800b23c:	0092      	lsls	r2, r2, #2
 800b23e:	f106 010c 	add.w	r1, r6, #12
 800b242:	300c      	adds	r0, #12
 800b244:	f000 f928 	bl	800b498 <memcpy>
 800b248:	2201      	movs	r2, #1
 800b24a:	4629      	mov	r1, r5
 800b24c:	4620      	mov	r0, r4
 800b24e:	f000 faef 	bl	800b830 <__lshift>
 800b252:	9b00      	ldr	r3, [sp, #0]
 800b254:	f8cd b014 	str.w	fp, [sp, #20]
 800b258:	f003 0301 	and.w	r3, r3, #1
 800b25c:	46b1      	mov	r9, r6
 800b25e:	9307      	str	r3, [sp, #28]
 800b260:	4606      	mov	r6, r0
 800b262:	4639      	mov	r1, r7
 800b264:	9804      	ldr	r0, [sp, #16]
 800b266:	f7ff faa5 	bl	800a7b4 <quorem>
 800b26a:	4649      	mov	r1, r9
 800b26c:	4605      	mov	r5, r0
 800b26e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b272:	9804      	ldr	r0, [sp, #16]
 800b274:	f000 fb30 	bl	800b8d8 <__mcmp>
 800b278:	4632      	mov	r2, r6
 800b27a:	9000      	str	r0, [sp, #0]
 800b27c:	4639      	mov	r1, r7
 800b27e:	4620      	mov	r0, r4
 800b280:	f000 fb44 	bl	800b90c <__mdiff>
 800b284:	68c3      	ldr	r3, [r0, #12]
 800b286:	4602      	mov	r2, r0
 800b288:	bb03      	cbnz	r3, 800b2cc <_dtoa_r+0x9fc>
 800b28a:	4601      	mov	r1, r0
 800b28c:	9008      	str	r0, [sp, #32]
 800b28e:	9804      	ldr	r0, [sp, #16]
 800b290:	f000 fb22 	bl	800b8d8 <__mcmp>
 800b294:	9a08      	ldr	r2, [sp, #32]
 800b296:	4603      	mov	r3, r0
 800b298:	4611      	mov	r1, r2
 800b29a:	4620      	mov	r0, r4
 800b29c:	9308      	str	r3, [sp, #32]
 800b29e:	f000 f93a 	bl	800b516 <_Bfree>
 800b2a2:	9b08      	ldr	r3, [sp, #32]
 800b2a4:	b9a3      	cbnz	r3, 800b2d0 <_dtoa_r+0xa00>
 800b2a6:	9a06      	ldr	r2, [sp, #24]
 800b2a8:	b992      	cbnz	r2, 800b2d0 <_dtoa_r+0xa00>
 800b2aa:	9a07      	ldr	r2, [sp, #28]
 800b2ac:	b982      	cbnz	r2, 800b2d0 <_dtoa_r+0xa00>
 800b2ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b2b2:	d029      	beq.n	800b308 <_dtoa_r+0xa38>
 800b2b4:	9b00      	ldr	r3, [sp, #0]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	dd01      	ble.n	800b2be <_dtoa_r+0x9ee>
 800b2ba:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b2be:	9b05      	ldr	r3, [sp, #20]
 800b2c0:	1c5d      	adds	r5, r3, #1
 800b2c2:	f883 8000 	strb.w	r8, [r3]
 800b2c6:	e782      	b.n	800b1ce <_dtoa_r+0x8fe>
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	e7c2      	b.n	800b252 <_dtoa_r+0x982>
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e7e3      	b.n	800b298 <_dtoa_r+0x9c8>
 800b2d0:	9a00      	ldr	r2, [sp, #0]
 800b2d2:	2a00      	cmp	r2, #0
 800b2d4:	db04      	blt.n	800b2e0 <_dtoa_r+0xa10>
 800b2d6:	d125      	bne.n	800b324 <_dtoa_r+0xa54>
 800b2d8:	9a06      	ldr	r2, [sp, #24]
 800b2da:	bb1a      	cbnz	r2, 800b324 <_dtoa_r+0xa54>
 800b2dc:	9a07      	ldr	r2, [sp, #28]
 800b2de:	bb0a      	cbnz	r2, 800b324 <_dtoa_r+0xa54>
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	ddec      	ble.n	800b2be <_dtoa_r+0x9ee>
 800b2e4:	2201      	movs	r2, #1
 800b2e6:	9904      	ldr	r1, [sp, #16]
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	f000 faa1 	bl	800b830 <__lshift>
 800b2ee:	4639      	mov	r1, r7
 800b2f0:	9004      	str	r0, [sp, #16]
 800b2f2:	f000 faf1 	bl	800b8d8 <__mcmp>
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	dc03      	bgt.n	800b302 <_dtoa_r+0xa32>
 800b2fa:	d1e0      	bne.n	800b2be <_dtoa_r+0x9ee>
 800b2fc:	f018 0f01 	tst.w	r8, #1
 800b300:	d0dd      	beq.n	800b2be <_dtoa_r+0x9ee>
 800b302:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b306:	d1d8      	bne.n	800b2ba <_dtoa_r+0x9ea>
 800b308:	9b05      	ldr	r3, [sp, #20]
 800b30a:	9a05      	ldr	r2, [sp, #20]
 800b30c:	1c5d      	adds	r5, r3, #1
 800b30e:	2339      	movs	r3, #57	; 0x39
 800b310:	7013      	strb	r3, [r2, #0]
 800b312:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b316:	2b39      	cmp	r3, #57	; 0x39
 800b318:	f105 32ff 	add.w	r2, r5, #4294967295
 800b31c:	d04f      	beq.n	800b3be <_dtoa_r+0xaee>
 800b31e:	3301      	adds	r3, #1
 800b320:	7013      	strb	r3, [r2, #0]
 800b322:	e754      	b.n	800b1ce <_dtoa_r+0x8fe>
 800b324:	9a05      	ldr	r2, [sp, #20]
 800b326:	2b00      	cmp	r3, #0
 800b328:	f102 0501 	add.w	r5, r2, #1
 800b32c:	dd06      	ble.n	800b33c <_dtoa_r+0xa6c>
 800b32e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b332:	d0e9      	beq.n	800b308 <_dtoa_r+0xa38>
 800b334:	f108 0801 	add.w	r8, r8, #1
 800b338:	9b05      	ldr	r3, [sp, #20]
 800b33a:	e7c2      	b.n	800b2c2 <_dtoa_r+0x9f2>
 800b33c:	9a02      	ldr	r2, [sp, #8]
 800b33e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b342:	eba5 030b 	sub.w	r3, r5, fp
 800b346:	4293      	cmp	r3, r2
 800b348:	d021      	beq.n	800b38e <_dtoa_r+0xabe>
 800b34a:	2300      	movs	r3, #0
 800b34c:	220a      	movs	r2, #10
 800b34e:	9904      	ldr	r1, [sp, #16]
 800b350:	4620      	mov	r0, r4
 800b352:	f000 f8f7 	bl	800b544 <__multadd>
 800b356:	45b1      	cmp	r9, r6
 800b358:	9004      	str	r0, [sp, #16]
 800b35a:	f04f 0300 	mov.w	r3, #0
 800b35e:	f04f 020a 	mov.w	r2, #10
 800b362:	4649      	mov	r1, r9
 800b364:	4620      	mov	r0, r4
 800b366:	d105      	bne.n	800b374 <_dtoa_r+0xaa4>
 800b368:	f000 f8ec 	bl	800b544 <__multadd>
 800b36c:	4681      	mov	r9, r0
 800b36e:	4606      	mov	r6, r0
 800b370:	9505      	str	r5, [sp, #20]
 800b372:	e776      	b.n	800b262 <_dtoa_r+0x992>
 800b374:	f000 f8e6 	bl	800b544 <__multadd>
 800b378:	4631      	mov	r1, r6
 800b37a:	4681      	mov	r9, r0
 800b37c:	2300      	movs	r3, #0
 800b37e:	220a      	movs	r2, #10
 800b380:	4620      	mov	r0, r4
 800b382:	f000 f8df 	bl	800b544 <__multadd>
 800b386:	4606      	mov	r6, r0
 800b388:	e7f2      	b.n	800b370 <_dtoa_r+0xaa0>
 800b38a:	f04f 0900 	mov.w	r9, #0
 800b38e:	2201      	movs	r2, #1
 800b390:	9904      	ldr	r1, [sp, #16]
 800b392:	4620      	mov	r0, r4
 800b394:	f000 fa4c 	bl	800b830 <__lshift>
 800b398:	4639      	mov	r1, r7
 800b39a:	9004      	str	r0, [sp, #16]
 800b39c:	f000 fa9c 	bl	800b8d8 <__mcmp>
 800b3a0:	2800      	cmp	r0, #0
 800b3a2:	dcb6      	bgt.n	800b312 <_dtoa_r+0xa42>
 800b3a4:	d102      	bne.n	800b3ac <_dtoa_r+0xadc>
 800b3a6:	f018 0f01 	tst.w	r8, #1
 800b3aa:	d1b2      	bne.n	800b312 <_dtoa_r+0xa42>
 800b3ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3b0:	2b30      	cmp	r3, #48	; 0x30
 800b3b2:	f105 32ff 	add.w	r2, r5, #4294967295
 800b3b6:	f47f af0a 	bne.w	800b1ce <_dtoa_r+0x8fe>
 800b3ba:	4615      	mov	r5, r2
 800b3bc:	e7f6      	b.n	800b3ac <_dtoa_r+0xadc>
 800b3be:	4593      	cmp	fp, r2
 800b3c0:	d105      	bne.n	800b3ce <_dtoa_r+0xafe>
 800b3c2:	2331      	movs	r3, #49	; 0x31
 800b3c4:	f10a 0a01 	add.w	sl, sl, #1
 800b3c8:	f88b 3000 	strb.w	r3, [fp]
 800b3cc:	e6ff      	b.n	800b1ce <_dtoa_r+0x8fe>
 800b3ce:	4615      	mov	r5, r2
 800b3d0:	e79f      	b.n	800b312 <_dtoa_r+0xa42>
 800b3d2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b438 <_dtoa_r+0xb68>
 800b3d6:	e007      	b.n	800b3e8 <_dtoa_r+0xb18>
 800b3d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3da:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b43c <_dtoa_r+0xb6c>
 800b3de:	b11b      	cbz	r3, 800b3e8 <_dtoa_r+0xb18>
 800b3e0:	f10b 0308 	add.w	r3, fp, #8
 800b3e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b3e6:	6013      	str	r3, [r2, #0]
 800b3e8:	4658      	mov	r0, fp
 800b3ea:	b017      	add	sp, #92	; 0x5c
 800b3ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f0:	9b06      	ldr	r3, [sp, #24]
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	f77f ae35 	ble.w	800b062 <_dtoa_r+0x792>
 800b3f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3fa:	9307      	str	r3, [sp, #28]
 800b3fc:	e649      	b.n	800b092 <_dtoa_r+0x7c2>
 800b3fe:	9b02      	ldr	r3, [sp, #8]
 800b400:	2b00      	cmp	r3, #0
 800b402:	dc03      	bgt.n	800b40c <_dtoa_r+0xb3c>
 800b404:	9b06      	ldr	r3, [sp, #24]
 800b406:	2b02      	cmp	r3, #2
 800b408:	f73f aecc 	bgt.w	800b1a4 <_dtoa_r+0x8d4>
 800b40c:	465d      	mov	r5, fp
 800b40e:	4639      	mov	r1, r7
 800b410:	9804      	ldr	r0, [sp, #16]
 800b412:	f7ff f9cf 	bl	800a7b4 <quorem>
 800b416:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b41a:	f805 8b01 	strb.w	r8, [r5], #1
 800b41e:	9a02      	ldr	r2, [sp, #8]
 800b420:	eba5 030b 	sub.w	r3, r5, fp
 800b424:	429a      	cmp	r2, r3
 800b426:	ddb0      	ble.n	800b38a <_dtoa_r+0xaba>
 800b428:	2300      	movs	r3, #0
 800b42a:	220a      	movs	r2, #10
 800b42c:	9904      	ldr	r1, [sp, #16]
 800b42e:	4620      	mov	r0, r4
 800b430:	f000 f888 	bl	800b544 <__multadd>
 800b434:	9004      	str	r0, [sp, #16]
 800b436:	e7ea      	b.n	800b40e <_dtoa_r+0xb3e>
 800b438:	0800c494 	.word	0x0800c494
 800b43c:	0800c4b8 	.word	0x0800c4b8

0800b440 <__locale_ctype_ptr_l>:
 800b440:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b444:	4770      	bx	lr
	...

0800b448 <_localeconv_r>:
 800b448:	4b04      	ldr	r3, [pc, #16]	; (800b45c <_localeconv_r+0x14>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	6a18      	ldr	r0, [r3, #32]
 800b44e:	4b04      	ldr	r3, [pc, #16]	; (800b460 <_localeconv_r+0x18>)
 800b450:	2800      	cmp	r0, #0
 800b452:	bf08      	it	eq
 800b454:	4618      	moveq	r0, r3
 800b456:	30f0      	adds	r0, #240	; 0xf0
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop
 800b45c:	20000068 	.word	0x20000068
 800b460:	200000cc 	.word	0x200000cc

0800b464 <malloc>:
 800b464:	4b02      	ldr	r3, [pc, #8]	; (800b470 <malloc+0xc>)
 800b466:	4601      	mov	r1, r0
 800b468:	6818      	ldr	r0, [r3, #0]
 800b46a:	f000 bb57 	b.w	800bb1c <_malloc_r>
 800b46e:	bf00      	nop
 800b470:	20000068 	.word	0x20000068

0800b474 <__ascii_mbtowc>:
 800b474:	b082      	sub	sp, #8
 800b476:	b901      	cbnz	r1, 800b47a <__ascii_mbtowc+0x6>
 800b478:	a901      	add	r1, sp, #4
 800b47a:	b142      	cbz	r2, 800b48e <__ascii_mbtowc+0x1a>
 800b47c:	b14b      	cbz	r3, 800b492 <__ascii_mbtowc+0x1e>
 800b47e:	7813      	ldrb	r3, [r2, #0]
 800b480:	600b      	str	r3, [r1, #0]
 800b482:	7812      	ldrb	r2, [r2, #0]
 800b484:	1c10      	adds	r0, r2, #0
 800b486:	bf18      	it	ne
 800b488:	2001      	movne	r0, #1
 800b48a:	b002      	add	sp, #8
 800b48c:	4770      	bx	lr
 800b48e:	4610      	mov	r0, r2
 800b490:	e7fb      	b.n	800b48a <__ascii_mbtowc+0x16>
 800b492:	f06f 0001 	mvn.w	r0, #1
 800b496:	e7f8      	b.n	800b48a <__ascii_mbtowc+0x16>

0800b498 <memcpy>:
 800b498:	b510      	push	{r4, lr}
 800b49a:	1e43      	subs	r3, r0, #1
 800b49c:	440a      	add	r2, r1
 800b49e:	4291      	cmp	r1, r2
 800b4a0:	d100      	bne.n	800b4a4 <memcpy+0xc>
 800b4a2:	bd10      	pop	{r4, pc}
 800b4a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4ac:	e7f7      	b.n	800b49e <memcpy+0x6>

0800b4ae <_Balloc>:
 800b4ae:	b570      	push	{r4, r5, r6, lr}
 800b4b0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	460e      	mov	r6, r1
 800b4b6:	b93d      	cbnz	r5, 800b4c8 <_Balloc+0x1a>
 800b4b8:	2010      	movs	r0, #16
 800b4ba:	f7ff ffd3 	bl	800b464 <malloc>
 800b4be:	6260      	str	r0, [r4, #36]	; 0x24
 800b4c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b4c4:	6005      	str	r5, [r0, #0]
 800b4c6:	60c5      	str	r5, [r0, #12]
 800b4c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b4ca:	68eb      	ldr	r3, [r5, #12]
 800b4cc:	b183      	cbz	r3, 800b4f0 <_Balloc+0x42>
 800b4ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4d0:	68db      	ldr	r3, [r3, #12]
 800b4d2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b4d6:	b9b8      	cbnz	r0, 800b508 <_Balloc+0x5a>
 800b4d8:	2101      	movs	r1, #1
 800b4da:	fa01 f506 	lsl.w	r5, r1, r6
 800b4de:	1d6a      	adds	r2, r5, #5
 800b4e0:	0092      	lsls	r2, r2, #2
 800b4e2:	4620      	mov	r0, r4
 800b4e4:	f000 fabe 	bl	800ba64 <_calloc_r>
 800b4e8:	b160      	cbz	r0, 800b504 <_Balloc+0x56>
 800b4ea:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b4ee:	e00e      	b.n	800b50e <_Balloc+0x60>
 800b4f0:	2221      	movs	r2, #33	; 0x21
 800b4f2:	2104      	movs	r1, #4
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	f000 fab5 	bl	800ba64 <_calloc_r>
 800b4fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4fc:	60e8      	str	r0, [r5, #12]
 800b4fe:	68db      	ldr	r3, [r3, #12]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d1e4      	bne.n	800b4ce <_Balloc+0x20>
 800b504:	2000      	movs	r0, #0
 800b506:	bd70      	pop	{r4, r5, r6, pc}
 800b508:	6802      	ldr	r2, [r0, #0]
 800b50a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b50e:	2300      	movs	r3, #0
 800b510:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b514:	e7f7      	b.n	800b506 <_Balloc+0x58>

0800b516 <_Bfree>:
 800b516:	b570      	push	{r4, r5, r6, lr}
 800b518:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b51a:	4606      	mov	r6, r0
 800b51c:	460d      	mov	r5, r1
 800b51e:	b93c      	cbnz	r4, 800b530 <_Bfree+0x1a>
 800b520:	2010      	movs	r0, #16
 800b522:	f7ff ff9f 	bl	800b464 <malloc>
 800b526:	6270      	str	r0, [r6, #36]	; 0x24
 800b528:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b52c:	6004      	str	r4, [r0, #0]
 800b52e:	60c4      	str	r4, [r0, #12]
 800b530:	b13d      	cbz	r5, 800b542 <_Bfree+0x2c>
 800b532:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b534:	686a      	ldr	r2, [r5, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b53c:	6029      	str	r1, [r5, #0]
 800b53e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b542:	bd70      	pop	{r4, r5, r6, pc}

0800b544 <__multadd>:
 800b544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b548:	690d      	ldr	r5, [r1, #16]
 800b54a:	461f      	mov	r7, r3
 800b54c:	4606      	mov	r6, r0
 800b54e:	460c      	mov	r4, r1
 800b550:	f101 0c14 	add.w	ip, r1, #20
 800b554:	2300      	movs	r3, #0
 800b556:	f8dc 0000 	ldr.w	r0, [ip]
 800b55a:	b281      	uxth	r1, r0
 800b55c:	fb02 7101 	mla	r1, r2, r1, r7
 800b560:	0c0f      	lsrs	r7, r1, #16
 800b562:	0c00      	lsrs	r0, r0, #16
 800b564:	fb02 7000 	mla	r0, r2, r0, r7
 800b568:	b289      	uxth	r1, r1
 800b56a:	3301      	adds	r3, #1
 800b56c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b570:	429d      	cmp	r5, r3
 800b572:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b576:	f84c 1b04 	str.w	r1, [ip], #4
 800b57a:	dcec      	bgt.n	800b556 <__multadd+0x12>
 800b57c:	b1d7      	cbz	r7, 800b5b4 <__multadd+0x70>
 800b57e:	68a3      	ldr	r3, [r4, #8]
 800b580:	42ab      	cmp	r3, r5
 800b582:	dc12      	bgt.n	800b5aa <__multadd+0x66>
 800b584:	6861      	ldr	r1, [r4, #4]
 800b586:	4630      	mov	r0, r6
 800b588:	3101      	adds	r1, #1
 800b58a:	f7ff ff90 	bl	800b4ae <_Balloc>
 800b58e:	6922      	ldr	r2, [r4, #16]
 800b590:	3202      	adds	r2, #2
 800b592:	f104 010c 	add.w	r1, r4, #12
 800b596:	4680      	mov	r8, r0
 800b598:	0092      	lsls	r2, r2, #2
 800b59a:	300c      	adds	r0, #12
 800b59c:	f7ff ff7c 	bl	800b498 <memcpy>
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	4630      	mov	r0, r6
 800b5a4:	f7ff ffb7 	bl	800b516 <_Bfree>
 800b5a8:	4644      	mov	r4, r8
 800b5aa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b5ae:	3501      	adds	r5, #1
 800b5b0:	615f      	str	r7, [r3, #20]
 800b5b2:	6125      	str	r5, [r4, #16]
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b5ba <__hi0bits>:
 800b5ba:	0c02      	lsrs	r2, r0, #16
 800b5bc:	0412      	lsls	r2, r2, #16
 800b5be:	4603      	mov	r3, r0
 800b5c0:	b9b2      	cbnz	r2, 800b5f0 <__hi0bits+0x36>
 800b5c2:	0403      	lsls	r3, r0, #16
 800b5c4:	2010      	movs	r0, #16
 800b5c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b5ca:	bf04      	itt	eq
 800b5cc:	021b      	lsleq	r3, r3, #8
 800b5ce:	3008      	addeq	r0, #8
 800b5d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b5d4:	bf04      	itt	eq
 800b5d6:	011b      	lsleq	r3, r3, #4
 800b5d8:	3004      	addeq	r0, #4
 800b5da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b5de:	bf04      	itt	eq
 800b5e0:	009b      	lsleq	r3, r3, #2
 800b5e2:	3002      	addeq	r0, #2
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	db06      	blt.n	800b5f6 <__hi0bits+0x3c>
 800b5e8:	005b      	lsls	r3, r3, #1
 800b5ea:	d503      	bpl.n	800b5f4 <__hi0bits+0x3a>
 800b5ec:	3001      	adds	r0, #1
 800b5ee:	4770      	bx	lr
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	e7e8      	b.n	800b5c6 <__hi0bits+0xc>
 800b5f4:	2020      	movs	r0, #32
 800b5f6:	4770      	bx	lr

0800b5f8 <__lo0bits>:
 800b5f8:	6803      	ldr	r3, [r0, #0]
 800b5fa:	f013 0207 	ands.w	r2, r3, #7
 800b5fe:	4601      	mov	r1, r0
 800b600:	d00b      	beq.n	800b61a <__lo0bits+0x22>
 800b602:	07da      	lsls	r2, r3, #31
 800b604:	d423      	bmi.n	800b64e <__lo0bits+0x56>
 800b606:	0798      	lsls	r0, r3, #30
 800b608:	bf49      	itett	mi
 800b60a:	085b      	lsrmi	r3, r3, #1
 800b60c:	089b      	lsrpl	r3, r3, #2
 800b60e:	2001      	movmi	r0, #1
 800b610:	600b      	strmi	r3, [r1, #0]
 800b612:	bf5c      	itt	pl
 800b614:	600b      	strpl	r3, [r1, #0]
 800b616:	2002      	movpl	r0, #2
 800b618:	4770      	bx	lr
 800b61a:	b298      	uxth	r0, r3
 800b61c:	b9a8      	cbnz	r0, 800b64a <__lo0bits+0x52>
 800b61e:	0c1b      	lsrs	r3, r3, #16
 800b620:	2010      	movs	r0, #16
 800b622:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b626:	bf04      	itt	eq
 800b628:	0a1b      	lsreq	r3, r3, #8
 800b62a:	3008      	addeq	r0, #8
 800b62c:	071a      	lsls	r2, r3, #28
 800b62e:	bf04      	itt	eq
 800b630:	091b      	lsreq	r3, r3, #4
 800b632:	3004      	addeq	r0, #4
 800b634:	079a      	lsls	r2, r3, #30
 800b636:	bf04      	itt	eq
 800b638:	089b      	lsreq	r3, r3, #2
 800b63a:	3002      	addeq	r0, #2
 800b63c:	07da      	lsls	r2, r3, #31
 800b63e:	d402      	bmi.n	800b646 <__lo0bits+0x4e>
 800b640:	085b      	lsrs	r3, r3, #1
 800b642:	d006      	beq.n	800b652 <__lo0bits+0x5a>
 800b644:	3001      	adds	r0, #1
 800b646:	600b      	str	r3, [r1, #0]
 800b648:	4770      	bx	lr
 800b64a:	4610      	mov	r0, r2
 800b64c:	e7e9      	b.n	800b622 <__lo0bits+0x2a>
 800b64e:	2000      	movs	r0, #0
 800b650:	4770      	bx	lr
 800b652:	2020      	movs	r0, #32
 800b654:	4770      	bx	lr

0800b656 <__i2b>:
 800b656:	b510      	push	{r4, lr}
 800b658:	460c      	mov	r4, r1
 800b65a:	2101      	movs	r1, #1
 800b65c:	f7ff ff27 	bl	800b4ae <_Balloc>
 800b660:	2201      	movs	r2, #1
 800b662:	6144      	str	r4, [r0, #20]
 800b664:	6102      	str	r2, [r0, #16]
 800b666:	bd10      	pop	{r4, pc}

0800b668 <__multiply>:
 800b668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b66c:	4614      	mov	r4, r2
 800b66e:	690a      	ldr	r2, [r1, #16]
 800b670:	6923      	ldr	r3, [r4, #16]
 800b672:	429a      	cmp	r2, r3
 800b674:	bfb8      	it	lt
 800b676:	460b      	movlt	r3, r1
 800b678:	4688      	mov	r8, r1
 800b67a:	bfbc      	itt	lt
 800b67c:	46a0      	movlt	r8, r4
 800b67e:	461c      	movlt	r4, r3
 800b680:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b684:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b688:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b68c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b690:	eb07 0609 	add.w	r6, r7, r9
 800b694:	42b3      	cmp	r3, r6
 800b696:	bfb8      	it	lt
 800b698:	3101      	addlt	r1, #1
 800b69a:	f7ff ff08 	bl	800b4ae <_Balloc>
 800b69e:	f100 0514 	add.w	r5, r0, #20
 800b6a2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b6a6:	462b      	mov	r3, r5
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	4573      	cmp	r3, lr
 800b6ac:	d316      	bcc.n	800b6dc <__multiply+0x74>
 800b6ae:	f104 0214 	add.w	r2, r4, #20
 800b6b2:	f108 0114 	add.w	r1, r8, #20
 800b6b6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b6ba:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b6be:	9300      	str	r3, [sp, #0]
 800b6c0:	9b00      	ldr	r3, [sp, #0]
 800b6c2:	9201      	str	r2, [sp, #4]
 800b6c4:	4293      	cmp	r3, r2
 800b6c6:	d80c      	bhi.n	800b6e2 <__multiply+0x7a>
 800b6c8:	2e00      	cmp	r6, #0
 800b6ca:	dd03      	ble.n	800b6d4 <__multiply+0x6c>
 800b6cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d05d      	beq.n	800b790 <__multiply+0x128>
 800b6d4:	6106      	str	r6, [r0, #16]
 800b6d6:	b003      	add	sp, #12
 800b6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6dc:	f843 2b04 	str.w	r2, [r3], #4
 800b6e0:	e7e3      	b.n	800b6aa <__multiply+0x42>
 800b6e2:	f8b2 b000 	ldrh.w	fp, [r2]
 800b6e6:	f1bb 0f00 	cmp.w	fp, #0
 800b6ea:	d023      	beq.n	800b734 <__multiply+0xcc>
 800b6ec:	4689      	mov	r9, r1
 800b6ee:	46ac      	mov	ip, r5
 800b6f0:	f04f 0800 	mov.w	r8, #0
 800b6f4:	f859 4b04 	ldr.w	r4, [r9], #4
 800b6f8:	f8dc a000 	ldr.w	sl, [ip]
 800b6fc:	b2a3      	uxth	r3, r4
 800b6fe:	fa1f fa8a 	uxth.w	sl, sl
 800b702:	fb0b a303 	mla	r3, fp, r3, sl
 800b706:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b70a:	f8dc 4000 	ldr.w	r4, [ip]
 800b70e:	4443      	add	r3, r8
 800b710:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b714:	fb0b 840a 	mla	r4, fp, sl, r8
 800b718:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b71c:	46e2      	mov	sl, ip
 800b71e:	b29b      	uxth	r3, r3
 800b720:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b724:	454f      	cmp	r7, r9
 800b726:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b72a:	f84a 3b04 	str.w	r3, [sl], #4
 800b72e:	d82b      	bhi.n	800b788 <__multiply+0x120>
 800b730:	f8cc 8004 	str.w	r8, [ip, #4]
 800b734:	9b01      	ldr	r3, [sp, #4]
 800b736:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b73a:	3204      	adds	r2, #4
 800b73c:	f1ba 0f00 	cmp.w	sl, #0
 800b740:	d020      	beq.n	800b784 <__multiply+0x11c>
 800b742:	682b      	ldr	r3, [r5, #0]
 800b744:	4689      	mov	r9, r1
 800b746:	46a8      	mov	r8, r5
 800b748:	f04f 0b00 	mov.w	fp, #0
 800b74c:	f8b9 c000 	ldrh.w	ip, [r9]
 800b750:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b754:	fb0a 440c 	mla	r4, sl, ip, r4
 800b758:	445c      	add	r4, fp
 800b75a:	46c4      	mov	ip, r8
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b762:	f84c 3b04 	str.w	r3, [ip], #4
 800b766:	f859 3b04 	ldr.w	r3, [r9], #4
 800b76a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b76e:	0c1b      	lsrs	r3, r3, #16
 800b770:	fb0a b303 	mla	r3, sl, r3, fp
 800b774:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b778:	454f      	cmp	r7, r9
 800b77a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b77e:	d805      	bhi.n	800b78c <__multiply+0x124>
 800b780:	f8c8 3004 	str.w	r3, [r8, #4]
 800b784:	3504      	adds	r5, #4
 800b786:	e79b      	b.n	800b6c0 <__multiply+0x58>
 800b788:	46d4      	mov	ip, sl
 800b78a:	e7b3      	b.n	800b6f4 <__multiply+0x8c>
 800b78c:	46e0      	mov	r8, ip
 800b78e:	e7dd      	b.n	800b74c <__multiply+0xe4>
 800b790:	3e01      	subs	r6, #1
 800b792:	e799      	b.n	800b6c8 <__multiply+0x60>

0800b794 <__pow5mult>:
 800b794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b798:	4615      	mov	r5, r2
 800b79a:	f012 0203 	ands.w	r2, r2, #3
 800b79e:	4606      	mov	r6, r0
 800b7a0:	460f      	mov	r7, r1
 800b7a2:	d007      	beq.n	800b7b4 <__pow5mult+0x20>
 800b7a4:	3a01      	subs	r2, #1
 800b7a6:	4c21      	ldr	r4, [pc, #132]	; (800b82c <__pow5mult+0x98>)
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7ae:	f7ff fec9 	bl	800b544 <__multadd>
 800b7b2:	4607      	mov	r7, r0
 800b7b4:	10ad      	asrs	r5, r5, #2
 800b7b6:	d035      	beq.n	800b824 <__pow5mult+0x90>
 800b7b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b7ba:	b93c      	cbnz	r4, 800b7cc <__pow5mult+0x38>
 800b7bc:	2010      	movs	r0, #16
 800b7be:	f7ff fe51 	bl	800b464 <malloc>
 800b7c2:	6270      	str	r0, [r6, #36]	; 0x24
 800b7c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7c8:	6004      	str	r4, [r0, #0]
 800b7ca:	60c4      	str	r4, [r0, #12]
 800b7cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b7d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7d4:	b94c      	cbnz	r4, 800b7ea <__pow5mult+0x56>
 800b7d6:	f240 2171 	movw	r1, #625	; 0x271
 800b7da:	4630      	mov	r0, r6
 800b7dc:	f7ff ff3b 	bl	800b656 <__i2b>
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	6003      	str	r3, [r0, #0]
 800b7ea:	f04f 0800 	mov.w	r8, #0
 800b7ee:	07eb      	lsls	r3, r5, #31
 800b7f0:	d50a      	bpl.n	800b808 <__pow5mult+0x74>
 800b7f2:	4639      	mov	r1, r7
 800b7f4:	4622      	mov	r2, r4
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f7ff ff36 	bl	800b668 <__multiply>
 800b7fc:	4639      	mov	r1, r7
 800b7fe:	4681      	mov	r9, r0
 800b800:	4630      	mov	r0, r6
 800b802:	f7ff fe88 	bl	800b516 <_Bfree>
 800b806:	464f      	mov	r7, r9
 800b808:	106d      	asrs	r5, r5, #1
 800b80a:	d00b      	beq.n	800b824 <__pow5mult+0x90>
 800b80c:	6820      	ldr	r0, [r4, #0]
 800b80e:	b938      	cbnz	r0, 800b820 <__pow5mult+0x8c>
 800b810:	4622      	mov	r2, r4
 800b812:	4621      	mov	r1, r4
 800b814:	4630      	mov	r0, r6
 800b816:	f7ff ff27 	bl	800b668 <__multiply>
 800b81a:	6020      	str	r0, [r4, #0]
 800b81c:	f8c0 8000 	str.w	r8, [r0]
 800b820:	4604      	mov	r4, r0
 800b822:	e7e4      	b.n	800b7ee <__pow5mult+0x5a>
 800b824:	4638      	mov	r0, r7
 800b826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b82a:	bf00      	nop
 800b82c:	0800c5c0 	.word	0x0800c5c0

0800b830 <__lshift>:
 800b830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b834:	460c      	mov	r4, r1
 800b836:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b83a:	6923      	ldr	r3, [r4, #16]
 800b83c:	6849      	ldr	r1, [r1, #4]
 800b83e:	eb0a 0903 	add.w	r9, sl, r3
 800b842:	68a3      	ldr	r3, [r4, #8]
 800b844:	4607      	mov	r7, r0
 800b846:	4616      	mov	r6, r2
 800b848:	f109 0501 	add.w	r5, r9, #1
 800b84c:	42ab      	cmp	r3, r5
 800b84e:	db32      	blt.n	800b8b6 <__lshift+0x86>
 800b850:	4638      	mov	r0, r7
 800b852:	f7ff fe2c 	bl	800b4ae <_Balloc>
 800b856:	2300      	movs	r3, #0
 800b858:	4680      	mov	r8, r0
 800b85a:	f100 0114 	add.w	r1, r0, #20
 800b85e:	461a      	mov	r2, r3
 800b860:	4553      	cmp	r3, sl
 800b862:	db2b      	blt.n	800b8bc <__lshift+0x8c>
 800b864:	6920      	ldr	r0, [r4, #16]
 800b866:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b86a:	f104 0314 	add.w	r3, r4, #20
 800b86e:	f016 021f 	ands.w	r2, r6, #31
 800b872:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b876:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b87a:	d025      	beq.n	800b8c8 <__lshift+0x98>
 800b87c:	f1c2 0e20 	rsb	lr, r2, #32
 800b880:	2000      	movs	r0, #0
 800b882:	681e      	ldr	r6, [r3, #0]
 800b884:	468a      	mov	sl, r1
 800b886:	4096      	lsls	r6, r2
 800b888:	4330      	orrs	r0, r6
 800b88a:	f84a 0b04 	str.w	r0, [sl], #4
 800b88e:	f853 0b04 	ldr.w	r0, [r3], #4
 800b892:	459c      	cmp	ip, r3
 800b894:	fa20 f00e 	lsr.w	r0, r0, lr
 800b898:	d814      	bhi.n	800b8c4 <__lshift+0x94>
 800b89a:	6048      	str	r0, [r1, #4]
 800b89c:	b108      	cbz	r0, 800b8a2 <__lshift+0x72>
 800b89e:	f109 0502 	add.w	r5, r9, #2
 800b8a2:	3d01      	subs	r5, #1
 800b8a4:	4638      	mov	r0, r7
 800b8a6:	f8c8 5010 	str.w	r5, [r8, #16]
 800b8aa:	4621      	mov	r1, r4
 800b8ac:	f7ff fe33 	bl	800b516 <_Bfree>
 800b8b0:	4640      	mov	r0, r8
 800b8b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8b6:	3101      	adds	r1, #1
 800b8b8:	005b      	lsls	r3, r3, #1
 800b8ba:	e7c7      	b.n	800b84c <__lshift+0x1c>
 800b8bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	e7cd      	b.n	800b860 <__lshift+0x30>
 800b8c4:	4651      	mov	r1, sl
 800b8c6:	e7dc      	b.n	800b882 <__lshift+0x52>
 800b8c8:	3904      	subs	r1, #4
 800b8ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8ce:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8d2:	459c      	cmp	ip, r3
 800b8d4:	d8f9      	bhi.n	800b8ca <__lshift+0x9a>
 800b8d6:	e7e4      	b.n	800b8a2 <__lshift+0x72>

0800b8d8 <__mcmp>:
 800b8d8:	6903      	ldr	r3, [r0, #16]
 800b8da:	690a      	ldr	r2, [r1, #16]
 800b8dc:	1a9b      	subs	r3, r3, r2
 800b8de:	b530      	push	{r4, r5, lr}
 800b8e0:	d10c      	bne.n	800b8fc <__mcmp+0x24>
 800b8e2:	0092      	lsls	r2, r2, #2
 800b8e4:	3014      	adds	r0, #20
 800b8e6:	3114      	adds	r1, #20
 800b8e8:	1884      	adds	r4, r0, r2
 800b8ea:	4411      	add	r1, r2
 800b8ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b8f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b8f4:	4295      	cmp	r5, r2
 800b8f6:	d003      	beq.n	800b900 <__mcmp+0x28>
 800b8f8:	d305      	bcc.n	800b906 <__mcmp+0x2e>
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	bd30      	pop	{r4, r5, pc}
 800b900:	42a0      	cmp	r0, r4
 800b902:	d3f3      	bcc.n	800b8ec <__mcmp+0x14>
 800b904:	e7fa      	b.n	800b8fc <__mcmp+0x24>
 800b906:	f04f 33ff 	mov.w	r3, #4294967295
 800b90a:	e7f7      	b.n	800b8fc <__mcmp+0x24>

0800b90c <__mdiff>:
 800b90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b910:	460d      	mov	r5, r1
 800b912:	4607      	mov	r7, r0
 800b914:	4611      	mov	r1, r2
 800b916:	4628      	mov	r0, r5
 800b918:	4614      	mov	r4, r2
 800b91a:	f7ff ffdd 	bl	800b8d8 <__mcmp>
 800b91e:	1e06      	subs	r6, r0, #0
 800b920:	d108      	bne.n	800b934 <__mdiff+0x28>
 800b922:	4631      	mov	r1, r6
 800b924:	4638      	mov	r0, r7
 800b926:	f7ff fdc2 	bl	800b4ae <_Balloc>
 800b92a:	2301      	movs	r3, #1
 800b92c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b934:	bfa4      	itt	ge
 800b936:	4623      	movge	r3, r4
 800b938:	462c      	movge	r4, r5
 800b93a:	4638      	mov	r0, r7
 800b93c:	6861      	ldr	r1, [r4, #4]
 800b93e:	bfa6      	itte	ge
 800b940:	461d      	movge	r5, r3
 800b942:	2600      	movge	r6, #0
 800b944:	2601      	movlt	r6, #1
 800b946:	f7ff fdb2 	bl	800b4ae <_Balloc>
 800b94a:	692b      	ldr	r3, [r5, #16]
 800b94c:	60c6      	str	r6, [r0, #12]
 800b94e:	6926      	ldr	r6, [r4, #16]
 800b950:	f105 0914 	add.w	r9, r5, #20
 800b954:	f104 0214 	add.w	r2, r4, #20
 800b958:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b95c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b960:	f100 0514 	add.w	r5, r0, #20
 800b964:	f04f 0e00 	mov.w	lr, #0
 800b968:	f852 ab04 	ldr.w	sl, [r2], #4
 800b96c:	f859 4b04 	ldr.w	r4, [r9], #4
 800b970:	fa1e f18a 	uxtah	r1, lr, sl
 800b974:	b2a3      	uxth	r3, r4
 800b976:	1ac9      	subs	r1, r1, r3
 800b978:	0c23      	lsrs	r3, r4, #16
 800b97a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b97e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b982:	b289      	uxth	r1, r1
 800b984:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b988:	45c8      	cmp	r8, r9
 800b98a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b98e:	4694      	mov	ip, r2
 800b990:	f845 3b04 	str.w	r3, [r5], #4
 800b994:	d8e8      	bhi.n	800b968 <__mdiff+0x5c>
 800b996:	45bc      	cmp	ip, r7
 800b998:	d304      	bcc.n	800b9a4 <__mdiff+0x98>
 800b99a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b99e:	b183      	cbz	r3, 800b9c2 <__mdiff+0xb6>
 800b9a0:	6106      	str	r6, [r0, #16]
 800b9a2:	e7c5      	b.n	800b930 <__mdiff+0x24>
 800b9a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b9a8:	fa1e f381 	uxtah	r3, lr, r1
 800b9ac:	141a      	asrs	r2, r3, #16
 800b9ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b9bc:	f845 3b04 	str.w	r3, [r5], #4
 800b9c0:	e7e9      	b.n	800b996 <__mdiff+0x8a>
 800b9c2:	3e01      	subs	r6, #1
 800b9c4:	e7e9      	b.n	800b99a <__mdiff+0x8e>

0800b9c6 <__d2b>:
 800b9c6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9ca:	460e      	mov	r6, r1
 800b9cc:	2101      	movs	r1, #1
 800b9ce:	ec59 8b10 	vmov	r8, r9, d0
 800b9d2:	4615      	mov	r5, r2
 800b9d4:	f7ff fd6b 	bl	800b4ae <_Balloc>
 800b9d8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b9dc:	4607      	mov	r7, r0
 800b9de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b9e2:	bb34      	cbnz	r4, 800ba32 <__d2b+0x6c>
 800b9e4:	9301      	str	r3, [sp, #4]
 800b9e6:	f1b8 0300 	subs.w	r3, r8, #0
 800b9ea:	d027      	beq.n	800ba3c <__d2b+0x76>
 800b9ec:	a802      	add	r0, sp, #8
 800b9ee:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b9f2:	f7ff fe01 	bl	800b5f8 <__lo0bits>
 800b9f6:	9900      	ldr	r1, [sp, #0]
 800b9f8:	b1f0      	cbz	r0, 800ba38 <__d2b+0x72>
 800b9fa:	9a01      	ldr	r2, [sp, #4]
 800b9fc:	f1c0 0320 	rsb	r3, r0, #32
 800ba00:	fa02 f303 	lsl.w	r3, r2, r3
 800ba04:	430b      	orrs	r3, r1
 800ba06:	40c2      	lsrs	r2, r0
 800ba08:	617b      	str	r3, [r7, #20]
 800ba0a:	9201      	str	r2, [sp, #4]
 800ba0c:	9b01      	ldr	r3, [sp, #4]
 800ba0e:	61bb      	str	r3, [r7, #24]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	bf14      	ite	ne
 800ba14:	2102      	movne	r1, #2
 800ba16:	2101      	moveq	r1, #1
 800ba18:	6139      	str	r1, [r7, #16]
 800ba1a:	b1c4      	cbz	r4, 800ba4e <__d2b+0x88>
 800ba1c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ba20:	4404      	add	r4, r0
 800ba22:	6034      	str	r4, [r6, #0]
 800ba24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ba28:	6028      	str	r0, [r5, #0]
 800ba2a:	4638      	mov	r0, r7
 800ba2c:	b003      	add	sp, #12
 800ba2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba36:	e7d5      	b.n	800b9e4 <__d2b+0x1e>
 800ba38:	6179      	str	r1, [r7, #20]
 800ba3a:	e7e7      	b.n	800ba0c <__d2b+0x46>
 800ba3c:	a801      	add	r0, sp, #4
 800ba3e:	f7ff fddb 	bl	800b5f8 <__lo0bits>
 800ba42:	9b01      	ldr	r3, [sp, #4]
 800ba44:	617b      	str	r3, [r7, #20]
 800ba46:	2101      	movs	r1, #1
 800ba48:	6139      	str	r1, [r7, #16]
 800ba4a:	3020      	adds	r0, #32
 800ba4c:	e7e5      	b.n	800ba1a <__d2b+0x54>
 800ba4e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ba52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ba56:	6030      	str	r0, [r6, #0]
 800ba58:	6918      	ldr	r0, [r3, #16]
 800ba5a:	f7ff fdae 	bl	800b5ba <__hi0bits>
 800ba5e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ba62:	e7e1      	b.n	800ba28 <__d2b+0x62>

0800ba64 <_calloc_r>:
 800ba64:	b538      	push	{r3, r4, r5, lr}
 800ba66:	fb02 f401 	mul.w	r4, r2, r1
 800ba6a:	4621      	mov	r1, r4
 800ba6c:	f000 f856 	bl	800bb1c <_malloc_r>
 800ba70:	4605      	mov	r5, r0
 800ba72:	b118      	cbz	r0, 800ba7c <_calloc_r+0x18>
 800ba74:	4622      	mov	r2, r4
 800ba76:	2100      	movs	r1, #0
 800ba78:	f7fe f978 	bl	8009d6c <memset>
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	bd38      	pop	{r3, r4, r5, pc}

0800ba80 <_free_r>:
 800ba80:	b538      	push	{r3, r4, r5, lr}
 800ba82:	4605      	mov	r5, r0
 800ba84:	2900      	cmp	r1, #0
 800ba86:	d045      	beq.n	800bb14 <_free_r+0x94>
 800ba88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba8c:	1f0c      	subs	r4, r1, #4
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	bfb8      	it	lt
 800ba92:	18e4      	addlt	r4, r4, r3
 800ba94:	f000 fa24 	bl	800bee0 <__malloc_lock>
 800ba98:	4a1f      	ldr	r2, [pc, #124]	; (800bb18 <_free_r+0x98>)
 800ba9a:	6813      	ldr	r3, [r2, #0]
 800ba9c:	4610      	mov	r0, r2
 800ba9e:	b933      	cbnz	r3, 800baae <_free_r+0x2e>
 800baa0:	6063      	str	r3, [r4, #4]
 800baa2:	6014      	str	r4, [r2, #0]
 800baa4:	4628      	mov	r0, r5
 800baa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800baaa:	f000 ba1a 	b.w	800bee2 <__malloc_unlock>
 800baae:	42a3      	cmp	r3, r4
 800bab0:	d90c      	bls.n	800bacc <_free_r+0x4c>
 800bab2:	6821      	ldr	r1, [r4, #0]
 800bab4:	1862      	adds	r2, r4, r1
 800bab6:	4293      	cmp	r3, r2
 800bab8:	bf04      	itt	eq
 800baba:	681a      	ldreq	r2, [r3, #0]
 800babc:	685b      	ldreq	r3, [r3, #4]
 800babe:	6063      	str	r3, [r4, #4]
 800bac0:	bf04      	itt	eq
 800bac2:	1852      	addeq	r2, r2, r1
 800bac4:	6022      	streq	r2, [r4, #0]
 800bac6:	6004      	str	r4, [r0, #0]
 800bac8:	e7ec      	b.n	800baa4 <_free_r+0x24>
 800baca:	4613      	mov	r3, r2
 800bacc:	685a      	ldr	r2, [r3, #4]
 800bace:	b10a      	cbz	r2, 800bad4 <_free_r+0x54>
 800bad0:	42a2      	cmp	r2, r4
 800bad2:	d9fa      	bls.n	800baca <_free_r+0x4a>
 800bad4:	6819      	ldr	r1, [r3, #0]
 800bad6:	1858      	adds	r0, r3, r1
 800bad8:	42a0      	cmp	r0, r4
 800bada:	d10b      	bne.n	800baf4 <_free_r+0x74>
 800badc:	6820      	ldr	r0, [r4, #0]
 800bade:	4401      	add	r1, r0
 800bae0:	1858      	adds	r0, r3, r1
 800bae2:	4282      	cmp	r2, r0
 800bae4:	6019      	str	r1, [r3, #0]
 800bae6:	d1dd      	bne.n	800baa4 <_free_r+0x24>
 800bae8:	6810      	ldr	r0, [r2, #0]
 800baea:	6852      	ldr	r2, [r2, #4]
 800baec:	605a      	str	r2, [r3, #4]
 800baee:	4401      	add	r1, r0
 800baf0:	6019      	str	r1, [r3, #0]
 800baf2:	e7d7      	b.n	800baa4 <_free_r+0x24>
 800baf4:	d902      	bls.n	800bafc <_free_r+0x7c>
 800baf6:	230c      	movs	r3, #12
 800baf8:	602b      	str	r3, [r5, #0]
 800bafa:	e7d3      	b.n	800baa4 <_free_r+0x24>
 800bafc:	6820      	ldr	r0, [r4, #0]
 800bafe:	1821      	adds	r1, r4, r0
 800bb00:	428a      	cmp	r2, r1
 800bb02:	bf04      	itt	eq
 800bb04:	6811      	ldreq	r1, [r2, #0]
 800bb06:	6852      	ldreq	r2, [r2, #4]
 800bb08:	6062      	str	r2, [r4, #4]
 800bb0a:	bf04      	itt	eq
 800bb0c:	1809      	addeq	r1, r1, r0
 800bb0e:	6021      	streq	r1, [r4, #0]
 800bb10:	605c      	str	r4, [r3, #4]
 800bb12:	e7c7      	b.n	800baa4 <_free_r+0x24>
 800bb14:	bd38      	pop	{r3, r4, r5, pc}
 800bb16:	bf00      	nop
 800bb18:	20000498 	.word	0x20000498

0800bb1c <_malloc_r>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	1ccd      	adds	r5, r1, #3
 800bb20:	f025 0503 	bic.w	r5, r5, #3
 800bb24:	3508      	adds	r5, #8
 800bb26:	2d0c      	cmp	r5, #12
 800bb28:	bf38      	it	cc
 800bb2a:	250c      	movcc	r5, #12
 800bb2c:	2d00      	cmp	r5, #0
 800bb2e:	4606      	mov	r6, r0
 800bb30:	db01      	blt.n	800bb36 <_malloc_r+0x1a>
 800bb32:	42a9      	cmp	r1, r5
 800bb34:	d903      	bls.n	800bb3e <_malloc_r+0x22>
 800bb36:	230c      	movs	r3, #12
 800bb38:	6033      	str	r3, [r6, #0]
 800bb3a:	2000      	movs	r0, #0
 800bb3c:	bd70      	pop	{r4, r5, r6, pc}
 800bb3e:	f000 f9cf 	bl	800bee0 <__malloc_lock>
 800bb42:	4a21      	ldr	r2, [pc, #132]	; (800bbc8 <_malloc_r+0xac>)
 800bb44:	6814      	ldr	r4, [r2, #0]
 800bb46:	4621      	mov	r1, r4
 800bb48:	b991      	cbnz	r1, 800bb70 <_malloc_r+0x54>
 800bb4a:	4c20      	ldr	r4, [pc, #128]	; (800bbcc <_malloc_r+0xb0>)
 800bb4c:	6823      	ldr	r3, [r4, #0]
 800bb4e:	b91b      	cbnz	r3, 800bb58 <_malloc_r+0x3c>
 800bb50:	4630      	mov	r0, r6
 800bb52:	f000 f98f 	bl	800be74 <_sbrk_r>
 800bb56:	6020      	str	r0, [r4, #0]
 800bb58:	4629      	mov	r1, r5
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	f000 f98a 	bl	800be74 <_sbrk_r>
 800bb60:	1c43      	adds	r3, r0, #1
 800bb62:	d124      	bne.n	800bbae <_malloc_r+0x92>
 800bb64:	230c      	movs	r3, #12
 800bb66:	6033      	str	r3, [r6, #0]
 800bb68:	4630      	mov	r0, r6
 800bb6a:	f000 f9ba 	bl	800bee2 <__malloc_unlock>
 800bb6e:	e7e4      	b.n	800bb3a <_malloc_r+0x1e>
 800bb70:	680b      	ldr	r3, [r1, #0]
 800bb72:	1b5b      	subs	r3, r3, r5
 800bb74:	d418      	bmi.n	800bba8 <_malloc_r+0x8c>
 800bb76:	2b0b      	cmp	r3, #11
 800bb78:	d90f      	bls.n	800bb9a <_malloc_r+0x7e>
 800bb7a:	600b      	str	r3, [r1, #0]
 800bb7c:	50cd      	str	r5, [r1, r3]
 800bb7e:	18cc      	adds	r4, r1, r3
 800bb80:	4630      	mov	r0, r6
 800bb82:	f000 f9ae 	bl	800bee2 <__malloc_unlock>
 800bb86:	f104 000b 	add.w	r0, r4, #11
 800bb8a:	1d23      	adds	r3, r4, #4
 800bb8c:	f020 0007 	bic.w	r0, r0, #7
 800bb90:	1ac3      	subs	r3, r0, r3
 800bb92:	d0d3      	beq.n	800bb3c <_malloc_r+0x20>
 800bb94:	425a      	negs	r2, r3
 800bb96:	50e2      	str	r2, [r4, r3]
 800bb98:	e7d0      	b.n	800bb3c <_malloc_r+0x20>
 800bb9a:	428c      	cmp	r4, r1
 800bb9c:	684b      	ldr	r3, [r1, #4]
 800bb9e:	bf16      	itet	ne
 800bba0:	6063      	strne	r3, [r4, #4]
 800bba2:	6013      	streq	r3, [r2, #0]
 800bba4:	460c      	movne	r4, r1
 800bba6:	e7eb      	b.n	800bb80 <_malloc_r+0x64>
 800bba8:	460c      	mov	r4, r1
 800bbaa:	6849      	ldr	r1, [r1, #4]
 800bbac:	e7cc      	b.n	800bb48 <_malloc_r+0x2c>
 800bbae:	1cc4      	adds	r4, r0, #3
 800bbb0:	f024 0403 	bic.w	r4, r4, #3
 800bbb4:	42a0      	cmp	r0, r4
 800bbb6:	d005      	beq.n	800bbc4 <_malloc_r+0xa8>
 800bbb8:	1a21      	subs	r1, r4, r0
 800bbba:	4630      	mov	r0, r6
 800bbbc:	f000 f95a 	bl	800be74 <_sbrk_r>
 800bbc0:	3001      	adds	r0, #1
 800bbc2:	d0cf      	beq.n	800bb64 <_malloc_r+0x48>
 800bbc4:	6025      	str	r5, [r4, #0]
 800bbc6:	e7db      	b.n	800bb80 <_malloc_r+0x64>
 800bbc8:	20000498 	.word	0x20000498
 800bbcc:	2000049c 	.word	0x2000049c

0800bbd0 <__ssputs_r>:
 800bbd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbd4:	688e      	ldr	r6, [r1, #8]
 800bbd6:	429e      	cmp	r6, r3
 800bbd8:	4682      	mov	sl, r0
 800bbda:	460c      	mov	r4, r1
 800bbdc:	4690      	mov	r8, r2
 800bbde:	4699      	mov	r9, r3
 800bbe0:	d837      	bhi.n	800bc52 <__ssputs_r+0x82>
 800bbe2:	898a      	ldrh	r2, [r1, #12]
 800bbe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bbe8:	d031      	beq.n	800bc4e <__ssputs_r+0x7e>
 800bbea:	6825      	ldr	r5, [r4, #0]
 800bbec:	6909      	ldr	r1, [r1, #16]
 800bbee:	1a6f      	subs	r7, r5, r1
 800bbf0:	6965      	ldr	r5, [r4, #20]
 800bbf2:	2302      	movs	r3, #2
 800bbf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bbf8:	fb95 f5f3 	sdiv	r5, r5, r3
 800bbfc:	f109 0301 	add.w	r3, r9, #1
 800bc00:	443b      	add	r3, r7
 800bc02:	429d      	cmp	r5, r3
 800bc04:	bf38      	it	cc
 800bc06:	461d      	movcc	r5, r3
 800bc08:	0553      	lsls	r3, r2, #21
 800bc0a:	d530      	bpl.n	800bc6e <__ssputs_r+0x9e>
 800bc0c:	4629      	mov	r1, r5
 800bc0e:	f7ff ff85 	bl	800bb1c <_malloc_r>
 800bc12:	4606      	mov	r6, r0
 800bc14:	b950      	cbnz	r0, 800bc2c <__ssputs_r+0x5c>
 800bc16:	230c      	movs	r3, #12
 800bc18:	f8ca 3000 	str.w	r3, [sl]
 800bc1c:	89a3      	ldrh	r3, [r4, #12]
 800bc1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc22:	81a3      	strh	r3, [r4, #12]
 800bc24:	f04f 30ff 	mov.w	r0, #4294967295
 800bc28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc2c:	463a      	mov	r2, r7
 800bc2e:	6921      	ldr	r1, [r4, #16]
 800bc30:	f7ff fc32 	bl	800b498 <memcpy>
 800bc34:	89a3      	ldrh	r3, [r4, #12]
 800bc36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bc3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc3e:	81a3      	strh	r3, [r4, #12]
 800bc40:	6126      	str	r6, [r4, #16]
 800bc42:	6165      	str	r5, [r4, #20]
 800bc44:	443e      	add	r6, r7
 800bc46:	1bed      	subs	r5, r5, r7
 800bc48:	6026      	str	r6, [r4, #0]
 800bc4a:	60a5      	str	r5, [r4, #8]
 800bc4c:	464e      	mov	r6, r9
 800bc4e:	454e      	cmp	r6, r9
 800bc50:	d900      	bls.n	800bc54 <__ssputs_r+0x84>
 800bc52:	464e      	mov	r6, r9
 800bc54:	4632      	mov	r2, r6
 800bc56:	4641      	mov	r1, r8
 800bc58:	6820      	ldr	r0, [r4, #0]
 800bc5a:	f000 f928 	bl	800beae <memmove>
 800bc5e:	68a3      	ldr	r3, [r4, #8]
 800bc60:	1b9b      	subs	r3, r3, r6
 800bc62:	60a3      	str	r3, [r4, #8]
 800bc64:	6823      	ldr	r3, [r4, #0]
 800bc66:	441e      	add	r6, r3
 800bc68:	6026      	str	r6, [r4, #0]
 800bc6a:	2000      	movs	r0, #0
 800bc6c:	e7dc      	b.n	800bc28 <__ssputs_r+0x58>
 800bc6e:	462a      	mov	r2, r5
 800bc70:	f000 f938 	bl	800bee4 <_realloc_r>
 800bc74:	4606      	mov	r6, r0
 800bc76:	2800      	cmp	r0, #0
 800bc78:	d1e2      	bne.n	800bc40 <__ssputs_r+0x70>
 800bc7a:	6921      	ldr	r1, [r4, #16]
 800bc7c:	4650      	mov	r0, sl
 800bc7e:	f7ff feff 	bl	800ba80 <_free_r>
 800bc82:	e7c8      	b.n	800bc16 <__ssputs_r+0x46>

0800bc84 <_svfiprintf_r>:
 800bc84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc88:	461d      	mov	r5, r3
 800bc8a:	898b      	ldrh	r3, [r1, #12]
 800bc8c:	061f      	lsls	r7, r3, #24
 800bc8e:	b09d      	sub	sp, #116	; 0x74
 800bc90:	4680      	mov	r8, r0
 800bc92:	460c      	mov	r4, r1
 800bc94:	4616      	mov	r6, r2
 800bc96:	d50f      	bpl.n	800bcb8 <_svfiprintf_r+0x34>
 800bc98:	690b      	ldr	r3, [r1, #16]
 800bc9a:	b96b      	cbnz	r3, 800bcb8 <_svfiprintf_r+0x34>
 800bc9c:	2140      	movs	r1, #64	; 0x40
 800bc9e:	f7ff ff3d 	bl	800bb1c <_malloc_r>
 800bca2:	6020      	str	r0, [r4, #0]
 800bca4:	6120      	str	r0, [r4, #16]
 800bca6:	b928      	cbnz	r0, 800bcb4 <_svfiprintf_r+0x30>
 800bca8:	230c      	movs	r3, #12
 800bcaa:	f8c8 3000 	str.w	r3, [r8]
 800bcae:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb2:	e0c8      	b.n	800be46 <_svfiprintf_r+0x1c2>
 800bcb4:	2340      	movs	r3, #64	; 0x40
 800bcb6:	6163      	str	r3, [r4, #20]
 800bcb8:	2300      	movs	r3, #0
 800bcba:	9309      	str	r3, [sp, #36]	; 0x24
 800bcbc:	2320      	movs	r3, #32
 800bcbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bcc2:	2330      	movs	r3, #48	; 0x30
 800bcc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bcc8:	9503      	str	r5, [sp, #12]
 800bcca:	f04f 0b01 	mov.w	fp, #1
 800bcce:	4637      	mov	r7, r6
 800bcd0:	463d      	mov	r5, r7
 800bcd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bcd6:	b10b      	cbz	r3, 800bcdc <_svfiprintf_r+0x58>
 800bcd8:	2b25      	cmp	r3, #37	; 0x25
 800bcda:	d13e      	bne.n	800bd5a <_svfiprintf_r+0xd6>
 800bcdc:	ebb7 0a06 	subs.w	sl, r7, r6
 800bce0:	d00b      	beq.n	800bcfa <_svfiprintf_r+0x76>
 800bce2:	4653      	mov	r3, sl
 800bce4:	4632      	mov	r2, r6
 800bce6:	4621      	mov	r1, r4
 800bce8:	4640      	mov	r0, r8
 800bcea:	f7ff ff71 	bl	800bbd0 <__ssputs_r>
 800bcee:	3001      	adds	r0, #1
 800bcf0:	f000 80a4 	beq.w	800be3c <_svfiprintf_r+0x1b8>
 800bcf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcf6:	4453      	add	r3, sl
 800bcf8:	9309      	str	r3, [sp, #36]	; 0x24
 800bcfa:	783b      	ldrb	r3, [r7, #0]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	f000 809d 	beq.w	800be3c <_svfiprintf_r+0x1b8>
 800bd02:	2300      	movs	r3, #0
 800bd04:	f04f 32ff 	mov.w	r2, #4294967295
 800bd08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd0c:	9304      	str	r3, [sp, #16]
 800bd0e:	9307      	str	r3, [sp, #28]
 800bd10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd14:	931a      	str	r3, [sp, #104]	; 0x68
 800bd16:	462f      	mov	r7, r5
 800bd18:	2205      	movs	r2, #5
 800bd1a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800bd1e:	4850      	ldr	r0, [pc, #320]	; (800be60 <_svfiprintf_r+0x1dc>)
 800bd20:	f7f4 fa6e 	bl	8000200 <memchr>
 800bd24:	9b04      	ldr	r3, [sp, #16]
 800bd26:	b9d0      	cbnz	r0, 800bd5e <_svfiprintf_r+0xda>
 800bd28:	06d9      	lsls	r1, r3, #27
 800bd2a:	bf44      	itt	mi
 800bd2c:	2220      	movmi	r2, #32
 800bd2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bd32:	071a      	lsls	r2, r3, #28
 800bd34:	bf44      	itt	mi
 800bd36:	222b      	movmi	r2, #43	; 0x2b
 800bd38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bd3c:	782a      	ldrb	r2, [r5, #0]
 800bd3e:	2a2a      	cmp	r2, #42	; 0x2a
 800bd40:	d015      	beq.n	800bd6e <_svfiprintf_r+0xea>
 800bd42:	9a07      	ldr	r2, [sp, #28]
 800bd44:	462f      	mov	r7, r5
 800bd46:	2000      	movs	r0, #0
 800bd48:	250a      	movs	r5, #10
 800bd4a:	4639      	mov	r1, r7
 800bd4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd50:	3b30      	subs	r3, #48	; 0x30
 800bd52:	2b09      	cmp	r3, #9
 800bd54:	d94d      	bls.n	800bdf2 <_svfiprintf_r+0x16e>
 800bd56:	b1b8      	cbz	r0, 800bd88 <_svfiprintf_r+0x104>
 800bd58:	e00f      	b.n	800bd7a <_svfiprintf_r+0xf6>
 800bd5a:	462f      	mov	r7, r5
 800bd5c:	e7b8      	b.n	800bcd0 <_svfiprintf_r+0x4c>
 800bd5e:	4a40      	ldr	r2, [pc, #256]	; (800be60 <_svfiprintf_r+0x1dc>)
 800bd60:	1a80      	subs	r0, r0, r2
 800bd62:	fa0b f000 	lsl.w	r0, fp, r0
 800bd66:	4318      	orrs	r0, r3
 800bd68:	9004      	str	r0, [sp, #16]
 800bd6a:	463d      	mov	r5, r7
 800bd6c:	e7d3      	b.n	800bd16 <_svfiprintf_r+0x92>
 800bd6e:	9a03      	ldr	r2, [sp, #12]
 800bd70:	1d11      	adds	r1, r2, #4
 800bd72:	6812      	ldr	r2, [r2, #0]
 800bd74:	9103      	str	r1, [sp, #12]
 800bd76:	2a00      	cmp	r2, #0
 800bd78:	db01      	blt.n	800bd7e <_svfiprintf_r+0xfa>
 800bd7a:	9207      	str	r2, [sp, #28]
 800bd7c:	e004      	b.n	800bd88 <_svfiprintf_r+0x104>
 800bd7e:	4252      	negs	r2, r2
 800bd80:	f043 0302 	orr.w	r3, r3, #2
 800bd84:	9207      	str	r2, [sp, #28]
 800bd86:	9304      	str	r3, [sp, #16]
 800bd88:	783b      	ldrb	r3, [r7, #0]
 800bd8a:	2b2e      	cmp	r3, #46	; 0x2e
 800bd8c:	d10c      	bne.n	800bda8 <_svfiprintf_r+0x124>
 800bd8e:	787b      	ldrb	r3, [r7, #1]
 800bd90:	2b2a      	cmp	r3, #42	; 0x2a
 800bd92:	d133      	bne.n	800bdfc <_svfiprintf_r+0x178>
 800bd94:	9b03      	ldr	r3, [sp, #12]
 800bd96:	1d1a      	adds	r2, r3, #4
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	9203      	str	r2, [sp, #12]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	bfb8      	it	lt
 800bda0:	f04f 33ff 	movlt.w	r3, #4294967295
 800bda4:	3702      	adds	r7, #2
 800bda6:	9305      	str	r3, [sp, #20]
 800bda8:	4d2e      	ldr	r5, [pc, #184]	; (800be64 <_svfiprintf_r+0x1e0>)
 800bdaa:	7839      	ldrb	r1, [r7, #0]
 800bdac:	2203      	movs	r2, #3
 800bdae:	4628      	mov	r0, r5
 800bdb0:	f7f4 fa26 	bl	8000200 <memchr>
 800bdb4:	b138      	cbz	r0, 800bdc6 <_svfiprintf_r+0x142>
 800bdb6:	2340      	movs	r3, #64	; 0x40
 800bdb8:	1b40      	subs	r0, r0, r5
 800bdba:	fa03 f000 	lsl.w	r0, r3, r0
 800bdbe:	9b04      	ldr	r3, [sp, #16]
 800bdc0:	4303      	orrs	r3, r0
 800bdc2:	3701      	adds	r7, #1
 800bdc4:	9304      	str	r3, [sp, #16]
 800bdc6:	7839      	ldrb	r1, [r7, #0]
 800bdc8:	4827      	ldr	r0, [pc, #156]	; (800be68 <_svfiprintf_r+0x1e4>)
 800bdca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bdce:	2206      	movs	r2, #6
 800bdd0:	1c7e      	adds	r6, r7, #1
 800bdd2:	f7f4 fa15 	bl	8000200 <memchr>
 800bdd6:	2800      	cmp	r0, #0
 800bdd8:	d038      	beq.n	800be4c <_svfiprintf_r+0x1c8>
 800bdda:	4b24      	ldr	r3, [pc, #144]	; (800be6c <_svfiprintf_r+0x1e8>)
 800bddc:	bb13      	cbnz	r3, 800be24 <_svfiprintf_r+0x1a0>
 800bdde:	9b03      	ldr	r3, [sp, #12]
 800bde0:	3307      	adds	r3, #7
 800bde2:	f023 0307 	bic.w	r3, r3, #7
 800bde6:	3308      	adds	r3, #8
 800bde8:	9303      	str	r3, [sp, #12]
 800bdea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdec:	444b      	add	r3, r9
 800bdee:	9309      	str	r3, [sp, #36]	; 0x24
 800bdf0:	e76d      	b.n	800bcce <_svfiprintf_r+0x4a>
 800bdf2:	fb05 3202 	mla	r2, r5, r2, r3
 800bdf6:	2001      	movs	r0, #1
 800bdf8:	460f      	mov	r7, r1
 800bdfa:	e7a6      	b.n	800bd4a <_svfiprintf_r+0xc6>
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	3701      	adds	r7, #1
 800be00:	9305      	str	r3, [sp, #20]
 800be02:	4619      	mov	r1, r3
 800be04:	250a      	movs	r5, #10
 800be06:	4638      	mov	r0, r7
 800be08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be0c:	3a30      	subs	r2, #48	; 0x30
 800be0e:	2a09      	cmp	r2, #9
 800be10:	d903      	bls.n	800be1a <_svfiprintf_r+0x196>
 800be12:	2b00      	cmp	r3, #0
 800be14:	d0c8      	beq.n	800bda8 <_svfiprintf_r+0x124>
 800be16:	9105      	str	r1, [sp, #20]
 800be18:	e7c6      	b.n	800bda8 <_svfiprintf_r+0x124>
 800be1a:	fb05 2101 	mla	r1, r5, r1, r2
 800be1e:	2301      	movs	r3, #1
 800be20:	4607      	mov	r7, r0
 800be22:	e7f0      	b.n	800be06 <_svfiprintf_r+0x182>
 800be24:	ab03      	add	r3, sp, #12
 800be26:	9300      	str	r3, [sp, #0]
 800be28:	4622      	mov	r2, r4
 800be2a:	4b11      	ldr	r3, [pc, #68]	; (800be70 <_svfiprintf_r+0x1ec>)
 800be2c:	a904      	add	r1, sp, #16
 800be2e:	4640      	mov	r0, r8
 800be30:	f7fe f838 	bl	8009ea4 <_printf_float>
 800be34:	f1b0 3fff 	cmp.w	r0, #4294967295
 800be38:	4681      	mov	r9, r0
 800be3a:	d1d6      	bne.n	800bdea <_svfiprintf_r+0x166>
 800be3c:	89a3      	ldrh	r3, [r4, #12]
 800be3e:	065b      	lsls	r3, r3, #25
 800be40:	f53f af35 	bmi.w	800bcae <_svfiprintf_r+0x2a>
 800be44:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be46:	b01d      	add	sp, #116	; 0x74
 800be48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be4c:	ab03      	add	r3, sp, #12
 800be4e:	9300      	str	r3, [sp, #0]
 800be50:	4622      	mov	r2, r4
 800be52:	4b07      	ldr	r3, [pc, #28]	; (800be70 <_svfiprintf_r+0x1ec>)
 800be54:	a904      	add	r1, sp, #16
 800be56:	4640      	mov	r0, r8
 800be58:	f7fe fada 	bl	800a410 <_printf_i>
 800be5c:	e7ea      	b.n	800be34 <_svfiprintf_r+0x1b0>
 800be5e:	bf00      	nop
 800be60:	0800c5cc 	.word	0x0800c5cc
 800be64:	0800c5d2 	.word	0x0800c5d2
 800be68:	0800c5d6 	.word	0x0800c5d6
 800be6c:	08009ea5 	.word	0x08009ea5
 800be70:	0800bbd1 	.word	0x0800bbd1

0800be74 <_sbrk_r>:
 800be74:	b538      	push	{r3, r4, r5, lr}
 800be76:	4c06      	ldr	r4, [pc, #24]	; (800be90 <_sbrk_r+0x1c>)
 800be78:	2300      	movs	r3, #0
 800be7a:	4605      	mov	r5, r0
 800be7c:	4608      	mov	r0, r1
 800be7e:	6023      	str	r3, [r4, #0]
 800be80:	f7f9 fee0 	bl	8005c44 <_sbrk>
 800be84:	1c43      	adds	r3, r0, #1
 800be86:	d102      	bne.n	800be8e <_sbrk_r+0x1a>
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	b103      	cbz	r3, 800be8e <_sbrk_r+0x1a>
 800be8c:	602b      	str	r3, [r5, #0]
 800be8e:	bd38      	pop	{r3, r4, r5, pc}
 800be90:	20000df0 	.word	0x20000df0

0800be94 <__ascii_wctomb>:
 800be94:	b149      	cbz	r1, 800beaa <__ascii_wctomb+0x16>
 800be96:	2aff      	cmp	r2, #255	; 0xff
 800be98:	bf85      	ittet	hi
 800be9a:	238a      	movhi	r3, #138	; 0x8a
 800be9c:	6003      	strhi	r3, [r0, #0]
 800be9e:	700a      	strbls	r2, [r1, #0]
 800bea0:	f04f 30ff 	movhi.w	r0, #4294967295
 800bea4:	bf98      	it	ls
 800bea6:	2001      	movls	r0, #1
 800bea8:	4770      	bx	lr
 800beaa:	4608      	mov	r0, r1
 800beac:	4770      	bx	lr

0800beae <memmove>:
 800beae:	4288      	cmp	r0, r1
 800beb0:	b510      	push	{r4, lr}
 800beb2:	eb01 0302 	add.w	r3, r1, r2
 800beb6:	d807      	bhi.n	800bec8 <memmove+0x1a>
 800beb8:	1e42      	subs	r2, r0, #1
 800beba:	4299      	cmp	r1, r3
 800bebc:	d00a      	beq.n	800bed4 <memmove+0x26>
 800bebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bec2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bec6:	e7f8      	b.n	800beba <memmove+0xc>
 800bec8:	4283      	cmp	r3, r0
 800beca:	d9f5      	bls.n	800beb8 <memmove+0xa>
 800becc:	1881      	adds	r1, r0, r2
 800bece:	1ad2      	subs	r2, r2, r3
 800bed0:	42d3      	cmn	r3, r2
 800bed2:	d100      	bne.n	800bed6 <memmove+0x28>
 800bed4:	bd10      	pop	{r4, pc}
 800bed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800beda:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bede:	e7f7      	b.n	800bed0 <memmove+0x22>

0800bee0 <__malloc_lock>:
 800bee0:	4770      	bx	lr

0800bee2 <__malloc_unlock>:
 800bee2:	4770      	bx	lr

0800bee4 <_realloc_r>:
 800bee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bee6:	4607      	mov	r7, r0
 800bee8:	4614      	mov	r4, r2
 800beea:	460e      	mov	r6, r1
 800beec:	b921      	cbnz	r1, 800bef8 <_realloc_r+0x14>
 800beee:	4611      	mov	r1, r2
 800bef0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bef4:	f7ff be12 	b.w	800bb1c <_malloc_r>
 800bef8:	b922      	cbnz	r2, 800bf04 <_realloc_r+0x20>
 800befa:	f7ff fdc1 	bl	800ba80 <_free_r>
 800befe:	4625      	mov	r5, r4
 800bf00:	4628      	mov	r0, r5
 800bf02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf04:	f000 f814 	bl	800bf30 <_malloc_usable_size_r>
 800bf08:	42a0      	cmp	r0, r4
 800bf0a:	d20f      	bcs.n	800bf2c <_realloc_r+0x48>
 800bf0c:	4621      	mov	r1, r4
 800bf0e:	4638      	mov	r0, r7
 800bf10:	f7ff fe04 	bl	800bb1c <_malloc_r>
 800bf14:	4605      	mov	r5, r0
 800bf16:	2800      	cmp	r0, #0
 800bf18:	d0f2      	beq.n	800bf00 <_realloc_r+0x1c>
 800bf1a:	4631      	mov	r1, r6
 800bf1c:	4622      	mov	r2, r4
 800bf1e:	f7ff fabb 	bl	800b498 <memcpy>
 800bf22:	4631      	mov	r1, r6
 800bf24:	4638      	mov	r0, r7
 800bf26:	f7ff fdab 	bl	800ba80 <_free_r>
 800bf2a:	e7e9      	b.n	800bf00 <_realloc_r+0x1c>
 800bf2c:	4635      	mov	r5, r6
 800bf2e:	e7e7      	b.n	800bf00 <_realloc_r+0x1c>

0800bf30 <_malloc_usable_size_r>:
 800bf30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf34:	1f18      	subs	r0, r3, #4
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	bfbc      	itt	lt
 800bf3a:	580b      	ldrlt	r3, [r1, r0]
 800bf3c:	18c0      	addlt	r0, r0, r3
 800bf3e:	4770      	bx	lr

0800bf40 <_init>:
 800bf40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf42:	bf00      	nop
 800bf44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf46:	bc08      	pop	{r3}
 800bf48:	469e      	mov	lr, r3
 800bf4a:	4770      	bx	lr

0800bf4c <_fini>:
 800bf4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf4e:	bf00      	nop
 800bf50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf52:	bc08      	pop	{r3}
 800bf54:	469e      	mov	lr, r3
 800bf56:	4770      	bx	lr
