WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 41, DATA misses = 50. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 16. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 8, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 10000000 cycles: 1715453 heartbeat IPC: 5.829 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 22 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 10. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 18. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 98, DATA misses = 93. Winner = DATA
Heartbeat CPU 0 instructions: 20000010 cycles: 3431903 heartbeat IPC: 5.826 cumulative IPC: 5.828 (Simulation time: 00 hr 00 min 44 sec)
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 35. Winner = INSTR
Heartbeat CPU 0 instructions: 30000006 cycles: 5098627 heartbeat IPC: 6 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 30000006 cycles: 5098628 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 30000006 cycles: 5098628 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 06 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
Heartbeat CPU 0 instructions: 40000008 cycles: 6766734 heartbeat IPC: 5.995 cumulative IPC: 5.995 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 8433407 heartbeat IPC: 6 cumulative IPC: 5.997 (Simulation time: 00 hr 01 min 56 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 60000001 cycles: 10101504 heartbeat IPC: 5.995 cumulative IPC: 5.997 (Simulation time: 00 hr 02 min 21 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 70000005 cycles: 11907110 heartbeat IPC: 5.538 cumulative IPC: 5.875 (Simulation time: 00 hr 02 min 46 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto6.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 6. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 14, DATA misses = 9. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 1. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 80000003 cycles: 14219636 heartbeat IPC: 4.324 cumulative IPC: 5.482 (Simulation time: 00 hr 03 min 15 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 2. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 31. Winner = DATA
Heartbeat CPU 0 instructions: 90000000 cycles: 16507578 heartbeat IPC: 4.371 cumulative IPC: 5.259 (Simulation time: 00 hr 03 min 43 sec)
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 20. Winner = DATA
Heartbeat CPU 0 instructions: 100000003 cycles: 18191138 heartbeat IPC: 5.94 cumulative IPC: 5.347 (Simulation time: 00 hr 04 min 08 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 110000000 cycles: 19858629 heartbeat IPC: 5.997 cumulative IPC: 5.42 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 21525299 heartbeat IPC: 6 cumulative IPC: 5.479 (Simulation time: 00 hr 04 min 59 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 130000011 cycles: 23193048 heartbeat IPC: 5.996 cumulative IPC: 5.527 (Simulation time: 00 hr 05 min 24 sec)
Simulation finished CPU 0 instructions: 100000005 cycles: 18094421 cumulative IPC: 5.527 (Simulation time: 00 hr 05 min 24 sec)
Simulation complete CPU 0 instructions: 100000005 cycles: 18094421 cumulative IPC: 5.527 (Simulation time: 00 hr 05 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto6.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.527 instructions: 100000005 cycles: 18094421
CPU 0 Branch Prediction Accuracy: 99.77% MPKI: 0.3015 Average ROB Occupancy at Mispredict: 30.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.015
BRANCH_INDIRECT: 0.143
BRANCH_CONDITIONAL: 0.07
BRANCH_DIRECT_CALL: 0.0438
BRANCH_INDIRECT_CALL: 0.00563
BRANCH_RETURN: 0.0244

LLC TOTAL        ACCESS:     116551 HIT:      77082 MISS:      39469
LLC LOAD         ACCESS:      12090 HIT:       5935 MISS:       6155
LLC RFO          ACCESS:      34933 HIT:      23662 MISS:      11271
LLC PREFETCH     ACCESS:      29351 HIT:      14456 MISS:      14895
LLC WRITE        ACCESS:      39470 HIT:      32895 MISS:       6575
LLC TRANSLATION  ACCESS:        707 HIT:        134 MISS:        573
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 186.6 cycles
cpu0_DTLB TOTAL        ACCESS:   14221716 HIT:   14210468 MISS:      11248
cpu0_DTLB LOAD         ACCESS:   14221716 HIT:   14210468 MISS:      11248
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.08 cycles
cpu0_ITLB TOTAL        ACCESS:     200040 HIT:     196083 MISS:       3957
cpu0_ITLB LOAD         ACCESS:     200040 HIT:     196083 MISS:       3957
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.81 cycles
cpu0_L1D TOTAL        ACCESS:   21497875 HIT:   21334096 MISS:     163779
cpu0_L1D LOAD         ACCESS:   14462931 HIT:   14421054 MISS:      41877
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     140349 HIT:     113040 MISS:      27309
cpu0_L1D WRITE        ACCESS:    6893156 HIT:    6799477 MISS:      93679
cpu0_L1D TRANSLATION  ACCESS:       1439 HIT:        525 MISS:        914
cpu0_L1D PREFETCH REQUESTED:    1297439 ISSUED:     140349 USEFUL:       3393 USELESS:        425
cpu0_L1D AVERAGE MISS LATENCY: 38.65 cycles
cpu0_L1I TOTAL        ACCESS:     291054 HIT:     238909 MISS:      52145
cpu0_L1I LOAD         ACCESS:      97685 HIT:      82932 MISS:      14753
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:     193369 HIT:     155977 MISS:      37392
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:     302491 ISSUED:     193369 USEFUL:      19285 USELESS:      15828
cpu0_L1I AVERAGE MISS LATENCY: 30.58 cycles
cpu0_L2C TOTAL        ACCESS:     275041 HIT:     174454 MISS:     100587
cpu0_L2C LOAD         ACCESS:      37974 HIT:      22938 MISS:      15036
cpu0_L2C RFO          ACCESS:      38805 HIT:       3847 MISS:      34958
cpu0_L2C PREFETCH     ACCESS:     152926 HIT:     103040 MISS:      49886
cpu0_L2C WRITE        ACCESS:      44442 HIT:      44442 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        894 HIT:        187 MISS:        707
cpu0_L2C PREFETCH REQUESTED:      96502 ISSUED:      94398 USEFUL:       8471 USELESS:       6749
cpu0_L2C AVERAGE MISS LATENCY: 85.63 cycles
cpu0_STLB TOTAL        ACCESS:       6859 HIT:       5531 MISS:       1328
cpu0_STLB LOAD         ACCESS:       6859 HIT:       5531 MISS:       1328
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 142.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7843
  ROW_BUFFER_MISS:       8906
 AVG DBUS CONGESTED CYCLE: 3.915
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        782
  FULL:       5648

Channel 1 RQ ROW_BUFFER_HIT:       7483
  ROW_BUFFER_MISS:       8656
 AVG DBUS CONGESTED CYCLE: 3.899
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:        769
  FULL:       5230
BERTI TO_L1: 558902 TO_L2: 1230253 TO_L2_BC_MSHR: 719661
BERTI AVG_LAT: 60.0412 NUM_TRACK_LATENCY: 62810 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 366556 NO_CROSS_PAGE: 1422599
BERTI FOUND_BERTI: 1098810 NO_FOUND_BERTI: 17866215
BERTI AVERAGE_ISSUED: 4.18711
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 6f71 1bdc40 430 / 97987
IP misses: 3eb1 fac40 55 / 15055
IP hits: 0 0 0 / 0
IP late: 59b0 166c00 19 / 6850
IP wrong: 251e 94780 52 / 15657
miss rate: 0.153643
coverage: 0
coverage_late: 0.454999
accuracy: 0
accuracy_late: 0.30435
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 2343
max bb size: 53
formats: 561 0 2115 1060 497 1078 0 
hist_lookups: 2162 2064 1437 1390 1243 1006 750 530 412 324 209 157 106 57 25 0 9 3160 
hist_lookups_evict: 0.0598365 %
hist_lookups_shortlat: 21.0093 %
bb_found_hist: 0 23729 9886 5202 2165 1180 486 332 135 24 0 42 30 20 8 10 1 0 0 0 1 2 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 81722 43256 1.88927
entangled_found_hist: 0 12393 8524 17675 3432 680 192 0 
entangled_found_summary: 100746 42896 2.34862
bb_ent_found_hist: 0 34570 15428 9945 4105 2505 1019 455 326 11 0 133 40 24 46 68 66 0 0 0 1 4 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 141388 68749 2.05659
