// Seed: 1776415463
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4,
    output wor id_5,
    output tri id_6,
    input tri id_7,
    input tri1 id_8,
    output wor id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    output tri1 id_13,
    output tri1 id_14,
    output wand id_15
);
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input wand id_5
    , id_18,
    input tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input logic id_9,
    input logic id_10,
    input tri1 id_11,
    output wire id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wire id_15,
    output supply1 id_16
);
  always @(posedge id_11) begin
    {(1), id_10} <= id_9;
  end
  module_0(
      id_4,
      id_2,
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_5,
      id_11,
      id_16,
      id_5,
      id_15,
      id_16,
      id_12,
      id_0,
      id_1
  );
endmodule
