/*
 * Copyright Marvell Semiconductor, Inc. 2006. All rights reserved.
 *
 * Register address mapping configure file for rom testing code.
 */

#ifndef	__System_H__
#define	__System_H__

    #define        IRQ_mc_irq                                  0x0
    #define        IRQ_v4gInt                                  0x1
    #define        IRQ_IntrFigo                                0x2
    #define        IRQ_IntrHwBlk                               0x3
    #define        IRQ_bcmIntr                                 0x4
    #define        IRQ_intrPb0                                 0x5
    #define        IRQ_intrPb1                                 0x6
    #define        IRQ_intrPb2                                 0x7
    #define        IRQ_ictlInst0CPUIrq                         0x8
    #define        IRQ_ictlInst1CPUIrq                         0x9
    #define        IRQ_ictlInst2CPUIrq                         0xA
    #define        IRQ_usb0Intr                                0xB
    #define        IRQ_nanfIntr                                0xC
    #define        IRQ_emmc_int                                0xD
    #define        IRQ_ptp1Irq                                 0xE
    #define        IRQ_sdio_interrupt                          0xF
    #define        IRQ_eth1Irq                                 0x10
    #define        IRQ_sm2socHwInt0                            0x11
    #define        IRQ_sm2socHwInt1                            0x12
    #define        IRQ_sm2socSwInt                             0x13
    #define        IRQ_intrGfx3D                               0x14
    #define        IRQ_CTIIRQ0                                 0x15
    #define        IRQ_CTIIRQ1                                 0x16
    #define        IRQ_nPMUIRQ0                                0x17
    #define        IRQ_nPMUIRQ1                                0x18
    #define        IRQ_nPMUIRQ2                                0x19
    #define        IRQ_nPMUIRQ3                                0x1A
    #define        IRQ_nAXIERRIRQ                              0x1B
    #define        IRQ_fvs_crc2icu_intr                        0x1C
    #define        IRQ_h1Int                                   0x1D
    #define        IRQ_intrAhbTrc                              0x1E
    #define        IRQ_AxiErrMonIntr                           0x1F
    #define        IRQ_AxiWrFiltIntr                           0x20
    #define        IRQ_dHubIntrAvio0                           0x21
    #define        IRQ_dHubIntrAvio1                           0x22
    #define        IRQ_dHubIntrAvio2                           0x23
    #define        IRQ_dHubIntrAvio3                           0x24
    #define        IRQ_dHubIntrAvio4                           0x25
    #define        IRQ_dHubIntrAvio5                           0x26
    #define        IRQ_zspInt                                  0x27
    #define        IRQ_CTIIRQ2                                 0x28
    #define        IRQ_CTIIRQ3                                 0x29
    #define        IRQ_usb3Intr                                0x2A
    #define        IRQ_g_intr_gtop                             0x2B
    #define        IRQ_g_intr_rxtx                             0x2C
    #define        IRQ_g_intr_th_rxtx                          0x2D
    #define        IRQ_g_intr_wakeup                           0x2E
    #define        IRQ_g_intr_misc                             0x2F
    #define        IRQ_pexCfgAerRcErrIntr                      0x30
    #define        IRQ_pexCfgPmeIntr                           0x31
    #define        IRQ_pexMsiIntr                              0x32
    #define        IRQ_sataIrq                                 0x33
    #define        IRQ_usim0_intr                              0x34
    #define        IRQ_nskIntr                                 0x35
    #define        IRQ_tsSSIntr                                0x36
    #define        IRQ_aklIntr                                 0x37
    #define        IRQ_emmIntr                                 0x38
    #define        IRQ_ovpInt                                  0x39
    #define        IRQ_pcie_l2_exit_intr                       0x3A
    #define        IRQ_sdio_1_interrupt                        0x3B
    #define        IRQ_kilopassIntr                            0x3C
    #define        IRQ_nocsIntr                                0x3D
    #define        IRQ_pexHpIntr                               0x3E
    #define        IRQ_pexMacIntr                              0x3F
    #define        IRQ_nETRERRIRQ                              0x40
    #define        IRQ_pcie_smlhreq_rst_intr                   0x41
    #define        IRQ_ihb_intr_out_intr                       0x42
    #define        IRQ_usb0ChrgDTCIntr                         0x43
    #define        IRQ_dfc_pmu_int                             0x44
    #define        IRQ_szc_intr                                0x45
    #define        IRQ_dwc_ddrphy_int                          0x46
    #define        IRQ_dwc_ddrphy_int_ch1                      0x47
    #define        IRQ_tsen_int                                0x48
    #define        IRQ_bcmcr4Intr                              0x49
    #define        IRQ_wtmIntr                                 0x4A
    #define        IRQ_tsioIntr                                0x4B
    #define        IRQ_usb3VbusChangeIntr                      0x4C
    #define        IRQ_apbPerif_gpio_0_Intr_irq                0x4D
    #define        IRQ_apbPerif_gpio_1_Intr_irq                0x4E
    #define        IRQ_apbPerif_gpio_2_Intr_irq                0x4F
    #define        IRQ_apbPerif_i2c_0_Intr_irq                 0x50
    #define        IRQ_apbPerif_i2c_1_Intr_irq                 0x51
    #define        IRQ_apbPerif_ssi_Intr_irq                   0x52
    #define        IRQ_apbPerif_timers_Intr_irq                0x53
    #define        IRQ_apbPerif_wdt_0_Intr_irq                 0x54
    #define        IRQ_apbPerif_wdt_1_Intr_irq                 0x55
    #define        IRQ_apbPerif_wdt_2_Intr_irq                 0x56
    #define        IRQ_apbPerif_timers_1_Intr0_irq             0x57
    #define        IRQ_apbPerif_timers_1_Intr1_irq             0x58
    #define        IRQ_apbPerif_timers_1_Intr2_irq             0x59
    #define        IRQ_apbPerif_timers_1_Intr3_irq             0x5A
    #define        IRQ_apbPerif_timers_1_Intr4_irq             0x5B
    #define        IRQ_apbPerif_timers_1_Intr5_irq             0x5C
    #define        IRQ_apbPerif_timers_1_Intr6_irq             0x5D
    #define        IRQ_apbPerif_timers_1_Intr7_irq             0x5E
    #define        IRQ_apbPerif_uart_0_Intr_irq                0x5F
    #define        IRQ_apbPerif_uart_1_Intr_irq                0x60
    #define        IRQ_dummy_sw_Intr0                          0x61
    #define        IRQ_dummy_sw_Intr1                          0x62
    #define        IRQ_dummy_sw_Intr2                          0x63
    #define        IRQ_dummy_sw_Intr3                          0x64
    #define        IRQ_dummy_sw_Intr4                          0x65
    #define        IRQ_dummy_sw_Intr5                          0x66
    #define        IRQ_dummy_sw_Intr6                          0x67
    #define        IRQ_dummy_sw_Intr7                          0x68
    #define        IRQ_nnaIntr                                 0x69
    #define        IRQ_bcIntr                                  0x6A
    #define        IRQ_ifcpIntr0                               0x6B
    #define        IRQ_ifcpIntr1                               0x6C
    #define        IRQ_ifcpIntr2                               0x6D
    #define        IRQ_ifcpIntr3                               0x6E
    #define        IRQ_ispSSIrq                                0x6F
    #define        IRQ_ispCoreIrq                              0x70
    #define        IRQ_ispDMAIrq                               0x71
    #define        IRQ_ispMipiIrq                              0x72
    #define        IRQ_ispBEIrq                                0x73
    #define        IRQ_dmaIntrTSB_0                            0x74
    #define        IRQ_dmaIntrTSB_1                            0x75
    #define        IRQ_dmaIntrTSB_2                            0x76
    #define        IRQ_dmaIntrFWR_0                            0x77
    #define        IRQ_dmaIntrFWR_1                            0x78
    #define        IRQ_dmaIntrFWR_2                            0x79
    #define        IRQ_TOTAL_IRQ                               0x7A
    #define     RA_pll_ctrl                                    0x0000
    #define     BA_pll_ctrl_PU                                 0x0000
    #define     B16pll_ctrl_PU                                 0x0000
    #define   LSb32pll_ctrl_PU                                    0
    #define   LSb16pll_ctrl_PU                                    0
    #define       bpll_ctrl_PU                                 1
    #define   MSK32pll_ctrl_PU                                    0x00000001
    #define     BA_pll_ctrl_RESET                              0x0000
    #define     B16pll_ctrl_RESET                              0x0000
    #define   LSb32pll_ctrl_RESET                                 1
    #define   LSb16pll_ctrl_RESET                                 1
    #define       bpll_ctrl_RESET                              1
    #define   MSK32pll_ctrl_RESET                                 0x00000002
    #define     BA_pll_ctrl_AVDD1815_SEL                       0x0000
    #define     B16pll_ctrl_AVDD1815_SEL                       0x0000
    #define   LSb32pll_ctrl_AVDD1815_SEL                          2
    #define   LSb16pll_ctrl_AVDD1815_SEL                          2
    #define       bpll_ctrl_AVDD1815_SEL                       1
    #define   MSK32pll_ctrl_AVDD1815_SEL                          0x00000004
    #define     BA_pll_ctrl_REFDIV                             0x0000
    #define     B16pll_ctrl_REFDIV                             0x0000
    #define   LSb32pll_ctrl_REFDIV                                3
    #define   LSb16pll_ctrl_REFDIV                                3
    #define       bpll_ctrl_REFDIV                             9
    #define   MSK32pll_ctrl_REFDIV                                0x00000FF8
    #define     BA_pll_ctrl_FBDIV                              0x0001
    #define     B16pll_ctrl_FBDIV                              0x0000
    #define   LSb32pll_ctrl_FBDIV                                 12
    #define   LSb16pll_ctrl_FBDIV                                 12
    #define       bpll_ctrl_FBDIV                              9
    #define   MSK32pll_ctrl_FBDIV                                 0x001FF000
    #define     BA_pll_ctrl_VDDM                               0x0002
    #define     B16pll_ctrl_VDDM                               0x0002
    #define   LSb32pll_ctrl_VDDM                                  21
    #define   LSb16pll_ctrl_VDDM                                  5
    #define       bpll_ctrl_VDDM                               2
    #define   MSK32pll_ctrl_VDDM                                  0x00600000
    #define     BA_pll_ctrl_VDDL                               0x0002
    #define     B16pll_ctrl_VDDL                               0x0002
    #define   LSb32pll_ctrl_VDDL                                  23
    #define   LSb16pll_ctrl_VDDL                                  7
    #define       bpll_ctrl_VDDL                               3
    #define   MSK32pll_ctrl_VDDL                                  0x03800000
    #define     BA_pll_ctrl_ICP                                0x0003
    #define     B16pll_ctrl_ICP                                0x0002
    #define   LSb32pll_ctrl_ICP                                   26
    #define   LSb16pll_ctrl_ICP                                   10
    #define       bpll_ctrl_ICP                                4
    #define   MSK32pll_ctrl_ICP                                   0x3C000000
    #define     BA_pll_ctrl_PLL_BW_SEL                         0x0003
    #define     B16pll_ctrl_PLL_BW_SEL                         0x0002
    #define   LSb32pll_ctrl_PLL_BW_SEL                            30
    #define   LSb16pll_ctrl_PLL_BW_SEL                            14
    #define       bpll_ctrl_PLL_BW_SEL                         1
    #define   MSK32pll_ctrl_PLL_BW_SEL                            0x40000000
    #define     RA_pll_ctrl1                                   0x0004
    #define     BA_pll_ctrl_KVCO                               0x0004
    #define     B16pll_ctrl_KVCO                               0x0004
    #define   LSb32pll_ctrl_KVCO                                  0
    #define   LSb16pll_ctrl_KVCO                                  0
    #define       bpll_ctrl_KVCO                               4
    #define   MSK32pll_ctrl_KVCO                                  0x0000000F
    #define     BA_pll_ctrl_CTUNE                              0x0004
    #define     B16pll_ctrl_CTUNE                              0x0004
    #define   LSb32pll_ctrl_CTUNE                                 4
    #define   LSb16pll_ctrl_CTUNE                                 4
    #define       bpll_ctrl_CTUNE                              2
    #define   MSK32pll_ctrl_CTUNE                                 0x00000030
    #define     BA_pll_ctrl_CLKOUT_DIFF_DIV_SEL                0x0004
    #define     B16pll_ctrl_CLKOUT_DIFF_DIV_SEL                0x0004
    #define   LSb32pll_ctrl_CLKOUT_DIFF_DIV_SEL                   6
    #define   LSb16pll_ctrl_CLKOUT_DIFF_DIV_SEL                   6
    #define       bpll_ctrl_CLKOUT_DIFF_DIV_SEL                9
    #define   MSK32pll_ctrl_CLKOUT_DIFF_DIV_SEL                   0x00007FC0
    #define     BA_pll_ctrl_CLKOUT_SE_DIV_SEL                  0x0005
    #define     B16pll_ctrl_CLKOUT_SE_DIV_SEL                  0x0004
    #define   LSb32pll_ctrl_CLKOUT_SE_DIV_SEL                     15
    #define   LSb16pll_ctrl_CLKOUT_SE_DIV_SEL                     15
    #define       bpll_ctrl_CLKOUT_SE_DIV_SEL                  9
    #define   MSK32pll_ctrl_CLKOUT_SE_DIV_SEL                     0x00FF8000
    #define     BA_pll_ctrl_CLKOUT_SOURCE_SEL                  0x0007
    #define     B16pll_ctrl_CLKOUT_SOURCE_SEL                  0x0006
    #define   LSb32pll_ctrl_CLKOUT_SOURCE_SEL                     24
    #define   LSb16pll_ctrl_CLKOUT_SOURCE_SEL                     8
    #define       bpll_ctrl_CLKOUT_SOURCE_SEL                  1
    #define   MSK32pll_ctrl_CLKOUT_SOURCE_SEL                     0x01000000
    #define     BA_pll_ctrl_CLKOUT_DIFF_EN                     0x0007
    #define     B16pll_ctrl_CLKOUT_DIFF_EN                     0x0006
    #define   LSb32pll_ctrl_CLKOUT_DIFF_EN                        25
    #define   LSb16pll_ctrl_CLKOUT_DIFF_EN                        9
    #define       bpll_ctrl_CLKOUT_DIFF_EN                     1
    #define   MSK32pll_ctrl_CLKOUT_DIFF_EN                        0x02000000
    #define     BA_pll_ctrl_BYPASS_EN                          0x0007
    #define     B16pll_ctrl_BYPASS_EN                          0x0006
    #define   LSb32pll_ctrl_BYPASS_EN                             26
    #define   LSb16pll_ctrl_BYPASS_EN                             10
    #define       bpll_ctrl_BYPASS_EN                          1
    #define   MSK32pll_ctrl_BYPASS_EN                             0x04000000
    #define     BA_pll_ctrl_CLKOUT_SE_GATING_EN                0x0007
    #define     B16pll_ctrl_CLKOUT_SE_GATING_EN                0x0006
    #define   LSb32pll_ctrl_CLKOUT_SE_GATING_EN                   27
    #define   LSb16pll_ctrl_CLKOUT_SE_GATING_EN                   11
    #define       bpll_ctrl_CLKOUT_SE_GATING_EN                1
    #define   MSK32pll_ctrl_CLKOUT_SE_GATING_EN                   0x08000000
    #define     BA_pll_ctrl_FBCLK_EXT_SEL                      0x0007
    #define     B16pll_ctrl_FBCLK_EXT_SEL                      0x0006
    #define   LSb32pll_ctrl_FBCLK_EXT_SEL                         28
    #define   LSb16pll_ctrl_FBCLK_EXT_SEL                         12
    #define       bpll_ctrl_FBCLK_EXT_SEL                      1
    #define   MSK32pll_ctrl_FBCLK_EXT_SEL                         0x10000000
    #define     RA_pll_ctrl2                                   0x0008
    #define     BA_pll_ctrl_FBCDLY                             0x0008
    #define     B16pll_ctrl_FBCDLY                             0x0008
    #define   LSb32pll_ctrl_FBCDLY                                0
    #define   LSb16pll_ctrl_FBCDLY                                0
    #define       bpll_ctrl_FBCDLY                             6
    #define   MSK32pll_ctrl_FBCDLY                                0x0000003F
    #define     BA_pll_ctrl_FD                                 0x0008
    #define     B16pll_ctrl_FD                                 0x0008
    #define   LSb32pll_ctrl_FD                                    6
    #define   LSb16pll_ctrl_FD                                    6
    #define       bpll_ctrl_FD                                 3
    #define   MSK32pll_ctrl_FD                                    0x000001C0
    #define     BA_pll_ctrl_INTPI                              0x0009
    #define     B16pll_ctrl_INTPI                              0x0008
    #define   LSb32pll_ctrl_INTPI                                 9
    #define   LSb16pll_ctrl_INTPI                                 9
    #define       bpll_ctrl_INTPI                              4
    #define   MSK32pll_ctrl_INTPI                                 0x00001E00
    #define     BA_pll_ctrl_INTPR                              0x0009
    #define     B16pll_ctrl_INTPR                              0x0008
    #define   LSb32pll_ctrl_INTPR                                 13
    #define   LSb16pll_ctrl_INTPR                                 13
    #define       bpll_ctrl_INTPR                              3
    #define   MSK32pll_ctrl_INTPR                                 0x0000E000
    #define     BA_pll_ctrl_PI_EN                              0x000A
    #define     B16pll_ctrl_PI_EN                              0x000A
    #define   LSb32pll_ctrl_PI_EN                                 16
    #define   LSb16pll_ctrl_PI_EN                                 0
    #define       bpll_ctrl_PI_EN                              1
    #define   MSK32pll_ctrl_PI_EN                                 0x00010000
    #define     BA_pll_ctrl_PI_LOOP_MODE                       0x000A
    #define     B16pll_ctrl_PI_LOOP_MODE                       0x000A
    #define   LSb32pll_ctrl_PI_LOOP_MODE                          17
    #define   LSb16pll_ctrl_PI_LOOP_MODE                          1
    #define       bpll_ctrl_PI_LOOP_MODE                       1
    #define   MSK32pll_ctrl_PI_LOOP_MODE                          0x00020000
    #define     BA_pll_ctrl_CLK_DET_EN                         0x000A
    #define     B16pll_ctrl_CLK_DET_EN                         0x000A
    #define   LSb32pll_ctrl_CLK_DET_EN                            18
    #define   LSb16pll_ctrl_CLK_DET_EN                            2
    #define       bpll_ctrl_CLK_DET_EN                         1
    #define   MSK32pll_ctrl_CLK_DET_EN                            0x00040000
    #define     BA_pll_ctrl_RESET_PI                           0x000A
    #define     B16pll_ctrl_RESET_PI                           0x000A
    #define   LSb32pll_ctrl_RESET_PI                              19
    #define   LSb16pll_ctrl_RESET_PI                              3
    #define       bpll_ctrl_RESET_PI                           1
    #define   MSK32pll_ctrl_RESET_PI                              0x00080000
    #define     BA_pll_ctrl_RESET_SSC                          0x000A
    #define     B16pll_ctrl_RESET_SSC                          0x000A
    #define   LSb32pll_ctrl_RESET_SSC                             20
    #define   LSb16pll_ctrl_RESET_SSC                             4
    #define       bpll_ctrl_RESET_SSC                          1
    #define   MSK32pll_ctrl_RESET_SSC                             0x00100000
    #define     BA_pll_ctrl_FREQ_OFFSET_EN                     0x000A
    #define     B16pll_ctrl_FREQ_OFFSET_EN                     0x000A
    #define   LSb32pll_ctrl_FREQ_OFFSET_EN                        21
    #define   LSb16pll_ctrl_FREQ_OFFSET_EN                        5
    #define       bpll_ctrl_FREQ_OFFSET_EN                     1
    #define   MSK32pll_ctrl_FREQ_OFFSET_EN                        0x00200000
    #define     RA_pll_ctrl3                                   0x000C
    #define     BA_pll_ctrl_FREQ_OFFSET                        0x000C
    #define     B16pll_ctrl_FREQ_OFFSET                        0x000C
    #define   LSb32pll_ctrl_FREQ_OFFSET                           0
    #define   LSb16pll_ctrl_FREQ_OFFSET                           0
    #define       bpll_ctrl_FREQ_OFFSET                        17
    #define   MSK32pll_ctrl_FREQ_OFFSET                           0x0001FFFF
    #define     BA_pll_ctrl_FREQ_OFFSET_MODE_SELECTION         0x000E
    #define     B16pll_ctrl_FREQ_OFFSET_MODE_SELECTION         0x000E
    #define   LSb32pll_ctrl_FREQ_OFFSET_MODE_SELECTION            17
    #define   LSb16pll_ctrl_FREQ_OFFSET_MODE_SELECTION            1
    #define       bpll_ctrl_FREQ_OFFSET_MODE_SELECTION         1
    #define   MSK32pll_ctrl_FREQ_OFFSET_MODE_SELECTION            0x00020000
    #define     BA_pll_ctrl_FREQ_OFFSET_VALID                  0x000E
    #define     B16pll_ctrl_FREQ_OFFSET_VALID                  0x000E
    #define   LSb32pll_ctrl_FREQ_OFFSET_VALID                     18
    #define   LSb16pll_ctrl_FREQ_OFFSET_VALID                     2
    #define       bpll_ctrl_FREQ_OFFSET_VALID                  1
    #define   MSK32pll_ctrl_FREQ_OFFSET_VALID                     0x00040000
    #define     BA_pll_ctrl_SSC_CLK_EN                         0x000E
    #define     B16pll_ctrl_SSC_CLK_EN                         0x000E
    #define   LSb32pll_ctrl_SSC_CLK_EN                            19
    #define   LSb16pll_ctrl_SSC_CLK_EN                            3
    #define       bpll_ctrl_SSC_CLK_EN                         1
    #define   MSK32pll_ctrl_SSC_CLK_EN                            0x00080000
    #define     BA_pll_ctrl_SSC_MODE                           0x000E
    #define     B16pll_ctrl_SSC_MODE                           0x000E
    #define   LSb32pll_ctrl_SSC_MODE                              20
    #define   LSb16pll_ctrl_SSC_MODE                              4
    #define       bpll_ctrl_SSC_MODE                           1
    #define   MSK32pll_ctrl_SSC_MODE                              0x00100000
    #define     RA_pll_ctrl4                                   0x0010
    #define     BA_pll_ctrl_SSC_FREQ_DIV                       0x0010
    #define     B16pll_ctrl_SSC_FREQ_DIV                       0x0010
    #define   LSb32pll_ctrl_SSC_FREQ_DIV                          0
    #define   LSb16pll_ctrl_SSC_FREQ_DIV                          0
    #define       bpll_ctrl_SSC_FREQ_DIV                       16
    #define   MSK32pll_ctrl_SSC_FREQ_DIV                          0x0000FFFF
    #define     BA_pll_ctrl_SSC_RNGE                           0x0012
    #define     B16pll_ctrl_SSC_RNGE                           0x0012
    #define   LSb32pll_ctrl_SSC_RNGE                              16
    #define   LSb16pll_ctrl_SSC_RNGE                              0
    #define       bpll_ctrl_SSC_RNGE                           11
    #define   MSK32pll_ctrl_SSC_RNGE                              0x07FF0000
    #define     BA_pll_ctrl_TEST_ANA                           0x0013
    #define     B16pll_ctrl_TEST_ANA                           0x0012
    #define   LSb32pll_ctrl_TEST_ANA                              27
    #define   LSb16pll_ctrl_TEST_ANA                              11
    #define       bpll_ctrl_TEST_ANA                           4
    #define   MSK32pll_ctrl_TEST_ANA                              0x78000000
    #define     RA_pll_ctrl5                                   0x0014
    #define     BA_pll_ctrl_RESERVE_IN                         0x0014
    #define     B16pll_ctrl_RESERVE_IN                         0x0014
    #define   LSb32pll_ctrl_RESERVE_IN                            0
    #define   LSb16pll_ctrl_RESERVE_IN                            0
    #define       bpll_ctrl_RESERVE_IN                         8
    #define   MSK32pll_ctrl_RESERVE_IN                            0x000000FF
    #define     RA_pll_status                                  0x0018
    #define     BA_pll_status_PLL_LOCK                         0x0018
    #define     B16pll_status_PLL_LOCK                         0x0018
    #define   LSb32pll_status_PLL_LOCK                            0
    #define   LSb16pll_status_PLL_LOCK                            0
    #define       bpll_status_PLL_LOCK                         1
    #define   MSK32pll_status_PLL_LOCK                            0x00000001
    #define     BA_pll_status_CLK_CFMOD                        0x0018
    #define     B16pll_status_CLK_CFMOD                        0x0018
    #define   LSb32pll_status_CLK_CFMOD                           1
    #define   LSb16pll_status_CLK_CFMOD                           1
    #define       bpll_status_CLK_CFMOD                        1
    #define   MSK32pll_status_CLK_CFMOD                           0x00000002
    #define     BA_pll_status_CLK_FMOD                         0x0018
    #define     B16pll_status_CLK_FMOD                         0x0018
    #define   LSb32pll_status_CLK_FMOD                            2
    #define   LSb16pll_status_CLK_FMOD                            2
    #define       bpll_status_CLK_FMOD                         1
    #define   MSK32pll_status_CLK_FMOD                            0x00000004
    #define     BA_pll_status_RESERVE_OUT                      0x0018
    #define     B16pll_status_RESERVE_OUT                      0x0018
    #define   LSb32pll_status_RESERVE_OUT                         3
    #define   LSb16pll_status_RESERVE_OUT                         3
    #define       bpll_status_RESERVE_OUT                      8
    #define   MSK32pll_status_RESERVE_OUT                         0x000007F8
    #define     RA_MoltresReg_CTRL5                            0x0000
    #define     BA_MoltresReg_CTRL5_dbgen                      0x0000
    #define     B16MoltresReg_CTRL5_dbgen                      0x0000
    #define   LSb32MoltresReg_CTRL5_dbgen                         0
    #define   LSb16MoltresReg_CTRL5_dbgen                         0
    #define       bMoltresReg_CTRL5_dbgen                      1
    #define   MSK32MoltresReg_CTRL5_dbgen                         0x00000001
    #define     BA_MoltresReg_CTRL5_spiden                     0x0000
    #define     B16MoltresReg_CTRL5_spiden                     0x0000
    #define   LSb32MoltresReg_CTRL5_spiden                        1
    #define   LSb16MoltresReg_CTRL5_spiden                        1
    #define       bMoltresReg_CTRL5_spiden                     1
    #define   MSK32MoltresReg_CTRL5_spiden                        0x00000002
    #define     BA_MoltresReg_CTRL5_niden                      0x0000
    #define     B16MoltresReg_CTRL5_niden                      0x0000
    #define   LSb32MoltresReg_CTRL5_niden                         2
    #define   LSb16MoltresReg_CTRL5_niden                         2
    #define       bMoltresReg_CTRL5_niden                      1
    #define   MSK32MoltresReg_CTRL5_niden                         0x00000004
    #define     BA_MoltresReg_CTRL5_spniden                    0x0000
    #define     B16MoltresReg_CTRL5_spniden                    0x0000
    #define   LSb32MoltresReg_CTRL5_spniden                       3
    #define   LSb16MoltresReg_CTRL5_spniden                       3
    #define       bMoltresReg_CTRL5_spniden                    1
    #define   MSK32MoltresReg_CTRL5_spniden                       0x00000008
    #define     BA_MoltresReg_CTRL5_dbgrq                      0x0000
    #define     B16MoltresReg_CTRL5_dbgrq                      0x0000
    #define   LSb32MoltresReg_CTRL5_dbgrq                         4
    #define   LSb16MoltresReg_CTRL5_dbgrq                         4
    #define       bMoltresReg_CTRL5_dbgrq                      1
    #define   MSK32MoltresReg_CTRL5_dbgrq                         0x00000010
    #define     BA_MoltresReg_CTRL5_TPCTL                      0x0000
    #define     B16MoltresReg_CTRL5_TPCTL                      0x0000
    #define   LSb32MoltresReg_CTRL5_TPCTL                         5
    #define   LSb16MoltresReg_CTRL5_TPCTL                         5
    #define       bMoltresReg_CTRL5_TPCTL                      1
    #define   MSK32MoltresReg_CTRL5_TPCTL                         0x00000020
    #define     BA_MoltresReg_CTRL5_TPMAXDATASIZE              0x0000
    #define     B16MoltresReg_CTRL5_TPMAXDATASIZE              0x0000
    #define   LSb32MoltresReg_CTRL5_TPMAXDATASIZE                 6
    #define   LSb16MoltresReg_CTRL5_TPMAXDATASIZE                 6
    #define       bMoltresReg_CTRL5_TPMAXDATASIZE              5
    #define   MSK32MoltresReg_CTRL5_TPMAXDATASIZE                 0x000007C0
    #define     BA_MoltresReg_CTRL5_DEVICEEN                   0x0001
    #define     B16MoltresReg_CTRL5_DEVICEEN                   0x0000
    #define   LSb32MoltresReg_CTRL5_DEVICEEN                      11
    #define   LSb16MoltresReg_CTRL5_DEVICEEN                      11
    #define       bMoltresReg_CTRL5_DEVICEEN                   1
    #define   MSK32MoltresReg_CTRL5_DEVICEEN                      0x00000800
    #define     RA_MoltresReg_SoftResetn                       0x0004
    #define     BA_MoltresReg_SoftResetn_CPUAxi                0x0004
    #define     B16MoltresReg_SoftResetn_CPUAxi                0x0004
    #define   LSb32MoltresReg_SoftResetn_CPUAxi                   0
    #define   LSb16MoltresReg_SoftResetn_CPUAxi                   0
    #define       bMoltresReg_SoftResetn_CPUAxi                1
    #define   MSK32MoltresReg_SoftResetn_CPUAxi                   0x00000001
    #define     BA_MoltresReg_SoftResetn_MpSubSys              0x0004
    #define     B16MoltresReg_SoftResetn_MpSubSys              0x0004
    #define   LSb32MoltresReg_SoftResetn_MpSubSys                 1
    #define   LSb16MoltresReg_SoftResetn_MpSubSys                 1
    #define       bMoltresReg_SoftResetn_MpSubSys              1
    #define   MSK32MoltresReg_SoftResetn_MpSubSys                 0x00000002
    #define     BA_MoltresReg_SoftResetn_CoreSight             0x0004
    #define     B16MoltresReg_SoftResetn_CoreSight             0x0004
    #define   LSb32MoltresReg_SoftResetn_CoreSight                2
    #define   LSb16MoltresReg_SoftResetn_CoreSight                2
    #define       bMoltresReg_SoftResetn_CoreSight             1
    #define   MSK32MoltresReg_SoftResetn_CoreSight                0x00000004
    #define     RA_MoltresReg_sysIntPol                        0x0008
    #define     BA_MoltresReg_sysIntPol_invert                 0x0008
    #define     B16MoltresReg_sysIntPol_invert                 0x0008
    #define   LSb32MoltresReg_sysIntPol_invert                    0
    #define   LSb16MoltresReg_sysIntPol_invert                    0
    #define       bMoltresReg_sysIntPol_invert                 32
    #define   MSK32MoltresReg_sysIntPol_invert                    0xFFFFFFFF
    #define     RA_IDReg_CTRL                                  0x0000
    #define     BA_IDReg_CTRL_AWCAHE                           0x0000
    #define     B16IDReg_CTRL_AWCAHE                           0x0000
    #define   LSb32IDReg_CTRL_AWCAHE                              0
    #define   LSb16IDReg_CTRL_AWCAHE                              0
    #define       bIDReg_CTRL_AWCAHE                           4
    #define   MSK32IDReg_CTRL_AWCAHE                              0x0000000F
    #define     BA_IDReg_CTRL_AWUSER                           0x0000
    #define     B16IDReg_CTRL_AWUSER                           0x0000
    #define   LSb32IDReg_CTRL_AWUSER                              4
    #define   LSb16IDReg_CTRL_AWUSER                              4
    #define       bIDReg_CTRL_AWUSER                           1
    #define   MSK32IDReg_CTRL_AWUSER                              0x00000010
    #define     BA_IDReg_CTRL_ARCAHE                           0x0000
    #define     B16IDReg_CTRL_ARCAHE                           0x0000
    #define   LSb32IDReg_CTRL_ARCAHE                              5
    #define   LSb16IDReg_CTRL_ARCAHE                              5
    #define       bIDReg_CTRL_ARCAHE                           4
    #define   MSK32IDReg_CTRL_ARCAHE                              0x000001E0
    #define     BA_IDReg_CTRL_ARUSER                           0x0001
    #define     B16IDReg_CTRL_ARUSER                           0x0000
    #define   LSb32IDReg_CTRL_ARUSER                              9
    #define   LSb16IDReg_CTRL_ARUSER                              9
    #define       bIDReg_CTRL_ARUSER                           1
    #define   MSK32IDReg_CTRL_ARUSER                              0x00000200
    #define     RA_AxiErrorMon_WriteID                         0x0000
    #define     BA_AxiErrorMon_WriteID_berrID                  0x0000
    #define     B16AxiErrorMon_WriteID_berrID                  0x0000
    #define   LSb32AxiErrorMon_WriteID_berrID                     0
    #define   LSb16AxiErrorMon_WriteID_berrID                     0
    #define       bAxiErrorMon_WriteID_berrID                  32
    #define   MSK32AxiErrorMon_WriteID_berrID                     0xFFFFFFFF
    #define     RA_AxiErrorMon_WriteStat                       0x0004
    #define     BA_AxiErrorMon_WriteStat_berrType              0x0004
    #define     B16AxiErrorMon_WriteStat_berrType              0x0004
    #define   LSb32AxiErrorMon_WriteStat_berrType                 0
    #define   LSb16AxiErrorMon_WriteStat_berrType                 0
    #define       bAxiErrorMon_WriteStat_berrType              1
    #define   MSK32AxiErrorMon_WriteStat_berrType                 0x00000001
    #define     BA_AxiErrorMon_WriteStat_berrValid             0x0004
    #define     B16AxiErrorMon_WriteStat_berrValid             0x0004
    #define   LSb32AxiErrorMon_WriteStat_berrValid                1
    #define   LSb16AxiErrorMon_WriteStat_berrValid                1
    #define       bAxiErrorMon_WriteStat_berrValid             1
    #define   MSK32AxiErrorMon_WriteStat_berrValid                0x00000002
    #define     RA_AxiErrorMon_WriteCtrl                       0x0008
    #define     BA_AxiErrorMon_WriteCtrl_berrClear             0x0008
    #define     B16AxiErrorMon_WriteCtrl_berrClear             0x0008
    #define   LSb32AxiErrorMon_WriteCtrl_berrClear                0
    #define   LSb16AxiErrorMon_WriteCtrl_berrClear                0
    #define       bAxiErrorMon_WriteCtrl_berrClear             1
    #define   MSK32AxiErrorMon_WriteCtrl_berrClear                0x00000001
    #define     BA_AxiErrorMon_WriteCtrl_berrIntrEn            0x0008
    #define     B16AxiErrorMon_WriteCtrl_berrIntrEn            0x0008
    #define   LSb32AxiErrorMon_WriteCtrl_berrIntrEn               1
    #define   LSb16AxiErrorMon_WriteCtrl_berrIntrEn               1
    #define       bAxiErrorMon_WriteCtrl_berrIntrEn            1
    #define   MSK32AxiErrorMon_WriteCtrl_berrIntrEn               0x00000002
    #define     RA_AxiErrorMon_ReadID                          0x000C
    #define     BA_AxiErrorMon_ReadID_rerrID                   0x000C
    #define     B16AxiErrorMon_ReadID_rerrID                   0x000C
    #define   LSb32AxiErrorMon_ReadID_rerrID                      0
    #define   LSb16AxiErrorMon_ReadID_rerrID                      0
    #define       bAxiErrorMon_ReadID_rerrID                   32
    #define   MSK32AxiErrorMon_ReadID_rerrID                      0xFFFFFFFF
    #define     RA_AxiErrorMon_ReadStat                        0x0010
    #define     BA_AxiErrorMon_ReadStat_rerrType               0x0010
    #define     B16AxiErrorMon_ReadStat_rerrType               0x0010
    #define   LSb32AxiErrorMon_ReadStat_rerrType                  0
    #define   LSb16AxiErrorMon_ReadStat_rerrType                  0
    #define       bAxiErrorMon_ReadStat_rerrType               1
    #define   MSK32AxiErrorMon_ReadStat_rerrType                  0x00000001
    #define     BA_AxiErrorMon_ReadStat_rerrValid              0x0010
    #define     B16AxiErrorMon_ReadStat_rerrValid              0x0010
    #define   LSb32AxiErrorMon_ReadStat_rerrValid                 1
    #define   LSb16AxiErrorMon_ReadStat_rerrValid                 1
    #define       bAxiErrorMon_ReadStat_rerrValid              1
    #define   MSK32AxiErrorMon_ReadStat_rerrValid                 0x00000002
    #define     RA_AxiErrorMon_ReadCtrl                        0x0014
    #define     BA_AxiErrorMon_ReadCtrl_rerrClear              0x0014
    #define     B16AxiErrorMon_ReadCtrl_rerrClear              0x0014
    #define   LSb32AxiErrorMon_ReadCtrl_rerrClear                 0
    #define   LSb16AxiErrorMon_ReadCtrl_rerrClear                 0
    #define       bAxiErrorMon_ReadCtrl_rerrClear              1
    #define   MSK32AxiErrorMon_ReadCtrl_rerrClear                 0x00000001
    #define     BA_AxiErrorMon_ReadCtrl_rerrIntrEn             0x0014
    #define     B16AxiErrorMon_ReadCtrl_rerrIntrEn             0x0014
    #define   LSb32AxiErrorMon_ReadCtrl_rerrIntrEn                1
    #define   LSb16AxiErrorMon_ReadCtrl_rerrIntrEn                1
    #define       bAxiErrorMon_ReadCtrl_rerrIntrEn             1
    #define   MSK32AxiErrorMon_ReadCtrl_rerrIntrEn                0x00000002
    #define     RA_SecureZoneX_REGION_CTRL                     0x0000
    #define     BA_SecureZoneX_REGION_CTRL_Enable              0x0000
    #define     B16SecureZoneX_REGION_CTRL_Enable              0x0000
    #define   LSb32SecureZoneX_REGION_CTRL_Enable                 0
    #define   LSb16SecureZoneX_REGION_CTRL_Enable                 0
    #define       bSecureZoneX_REGION_CTRL_Enable              1
    #define   MSK32SecureZoneX_REGION_CTRL_Enable                 0x00000001
    #define     BA_SecureZoneX_REGION_CTRL_Lock                0x0000
    #define     B16SecureZoneX_REGION_CTRL_Lock                0x0000
    #define   LSb32SecureZoneX_REGION_CTRL_Lock                   1
    #define   LSb16SecureZoneX_REGION_CTRL_Lock                   1
    #define       bSecureZoneX_REGION_CTRL_Lock                1
    #define   MSK32SecureZoneX_REGION_CTRL_Lock                   0x00000002
    #define     BA_SecureZoneX_REGION_CTRL_NS                  0x0000
    #define     B16SecureZoneX_REGION_CTRL_NS                  0x0000
    #define   LSb32SecureZoneX_REGION_CTRL_NS                     2
    #define   LSb16SecureZoneX_REGION_CTRL_NS                     2
    #define       bSecureZoneX_REGION_CTRL_NS                  1
    #define   MSK32SecureZoneX_REGION_CTRL_NS                     0x00000004
    #define     RA_SecureZoneX_REGION_MST_CFG                  0x0004
    #define     BA_SecureZoneX_REGION_MST_CFG_S_Read_En        0x0004
    #define     B16SecureZoneX_REGION_MST_CFG_S_Read_En        0x0004
    #define   LSb32SecureZoneX_REGION_MST_CFG_S_Read_En           0
    #define   LSb16SecureZoneX_REGION_MST_CFG_S_Read_En           0
    #define       bSecureZoneX_REGION_MST_CFG_S_Read_En        16
    #define   MSK32SecureZoneX_REGION_MST_CFG_S_Read_En           0x0000FFFF
    #define     BA_SecureZoneX_REGION_MST_CFG_S_Write_En       0x0006
    #define     B16SecureZoneX_REGION_MST_CFG_S_Write_En       0x0006
    #define   LSb32SecureZoneX_REGION_MST_CFG_S_Write_En          16
    #define   LSb16SecureZoneX_REGION_MST_CFG_S_Write_En          0
    #define       bSecureZoneX_REGION_MST_CFG_S_Write_En       16
    #define   MSK32SecureZoneX_REGION_MST_CFG_S_Write_En          0xFFFF0000
    #define     RA_SecureZoneX_REGION_MST_CFG1                 0x0008
    #define     BA_SecureZoneX_REGION_MST_CFG_NS_Read_En       0x0008
    #define     B16SecureZoneX_REGION_MST_CFG_NS_Read_En       0x0008
    #define   LSb32SecureZoneX_REGION_MST_CFG_NS_Read_En          0
    #define   LSb16SecureZoneX_REGION_MST_CFG_NS_Read_En          0
    #define       bSecureZoneX_REGION_MST_CFG_NS_Read_En       16
    #define   MSK32SecureZoneX_REGION_MST_CFG_NS_Read_En          0x0000FFFF
    #define     BA_SecureZoneX_REGION_MST_CFG_NS_Write_En      0x000A
    #define     B16SecureZoneX_REGION_MST_CFG_NS_Write_En      0x000A
    #define   LSb32SecureZoneX_REGION_MST_CFG_NS_Write_En         16
    #define   LSb16SecureZoneX_REGION_MST_CFG_NS_Write_En         0
    #define       bSecureZoneX_REGION_MST_CFG_NS_Write_En      16
    #define   MSK32SecureZoneX_REGION_MST_CFG_NS_Write_En         0xFFFF0000
    #define     RA_SecureZoneX_REGION_SADDR                    0x000C
    #define     BA_SecureZoneX_REGION_SADDR_Start_Addr         0x000C
    #define     B16SecureZoneX_REGION_SADDR_Start_Addr         0x000C
    #define   LSb32SecureZoneX_REGION_SADDR_Start_Addr            0
    #define   LSb16SecureZoneX_REGION_SADDR_Start_Addr            0
    #define       bSecureZoneX_REGION_SADDR_Start_Addr         32
    #define   MSK32SecureZoneX_REGION_SADDR_Start_Addr            0xFFFFFFFF
    #define     RA_SecureZoneX_REGION_EADDR                    0x0010
    #define     BA_SecureZoneX_REGION_EADDR_End_Addr           0x0010
    #define     B16SecureZoneX_REGION_EADDR_End_Addr           0x0010
    #define   LSb32SecureZoneX_REGION_EADDR_End_Addr              0
    #define   LSb16SecureZoneX_REGION_EADDR_End_Addr              0
    #define       bSecureZoneX_REGION_EADDR_End_Addr           32
    #define   MSK32SecureZoneX_REGION_EADDR_End_Addr              0xFFFFFFFF
    #define     RA_defSeRegionX_CTRL                           0x0000
    #define     BA_defSeRegionX_CTRL_seW                       0x0000
    #define     B16defSeRegionX_CTRL_seW                       0x0000
    #define   LSb32defSeRegionX_CTRL_seW                          0
    #define   LSb16defSeRegionX_CTRL_seW                          0
    #define       bdefSeRegionX_CTRL_seW                       1
    #define   MSK32defSeRegionX_CTRL_seW                          0x00000001
    #define     BA_defSeRegionX_CTRL_seR                       0x0000
    #define     B16defSeRegionX_CTRL_seR                       0x0000
    #define   LSb32defSeRegionX_CTRL_seR                          1
    #define   LSb16defSeRegionX_CTRL_seR                          1
    #define       bdefSeRegionX_CTRL_seR                       1
    #define   MSK32defSeRegionX_CTRL_seR                          0x00000002
    #define     BA_defSeRegionX_CTRL_rzW                       0x0000
    #define     B16defSeRegionX_CTRL_rzW                       0x0000
    #define   LSb32defSeRegionX_CTRL_rzW                          2
    #define   LSb16defSeRegionX_CTRL_rzW                          2
    #define       bdefSeRegionX_CTRL_rzW                       1
    #define   MSK32defSeRegionX_CTRL_rzW                          0x00000004
    #define     BA_defSeRegionX_CTRL_rzR                       0x0000
    #define     B16defSeRegionX_CTRL_rzR                       0x0000
    #define   LSb32defSeRegionX_CTRL_rzR                          3
    #define   LSb16defSeRegionX_CTRL_rzR                          3
    #define       bdefSeRegionX_CTRL_rzR                       1
    #define   MSK32defSeRegionX_CTRL_rzR                          0x00000008
    #define     BA_defSeRegionX_CTRL_Lock                      0x0000
    #define     B16defSeRegionX_CTRL_Lock                      0x0000
    #define   LSb32defSeRegionX_CTRL_Lock                         4
    #define   LSb16defSeRegionX_CTRL_Lock                         4
    #define       bdefSeRegionX_CTRL_Lock                      1
    #define   MSK32defSeRegionX_CTRL_Lock                         0x00000010
    #define     RA_defSeRegionX_seStart                        0x0004
    #define     BA_defSeRegionX_seStart_seStart                0x0004
    #define     B16defSeRegionX_seStart_seStart                0x0004
    #define   LSb32defSeRegionX_seStart_seStart                   0
    #define   LSb16defSeRegionX_seStart_seStart                   0
    #define       bdefSeRegionX_seStart_seStart                32
    #define   MSK32defSeRegionX_seStart_seStart                   0xFFFFFFFF
    #define     RA_defSeRegionX_seEnd                          0x0008
    #define     BA_defSeRegionX_seEnd_seEnd                    0x0008
    #define     B16defSeRegionX_seEnd_seEnd                    0x0008
    #define   LSb32defSeRegionX_seEnd_seEnd                       0
    #define   LSb16defSeRegionX_seEnd_seEnd                       0
    #define       bdefSeRegionX_seEnd_seEnd                    32
    #define   MSK32defSeRegionX_seEnd_seEnd                       0xFFFFFFFF
    #define     RA_seRegionX_CTRL0                             0x0000
    #define     RA_seRegionX_CTRL1                             0x0014
    #define     RA_seRegionX_CTRL2                             0x0028
    #define     RA_seRegionX_CTRL3                             0x003C
    #define     RA_seRegionX_CTRL4                             0x0050
    #define     RA_seRegionX_CTRL5                             0x0064
    #define     RA_seRegionX_CTRL6                             0x0078
    #define     RA_seRegionX_CTRL7                             0x008C
    #define     RA_MasterGroup_Master_ACPU0                    0x0000
    #define     BA_MasterGroup_Master_ACPU0_GroupNum           0x0000
    #define     B16MasterGroup_Master_ACPU0_GroupNum           0x0000
    #define   LSb32MasterGroup_Master_ACPU0_GroupNum              0
    #define   LSb16MasterGroup_Master_ACPU0_GroupNum              0
    #define       bMasterGroup_Master_ACPU0_GroupNum           4
    #define   MSK32MasterGroup_Master_ACPU0_GroupNum              0x0000000F
    #define     RA_MasterGroup_Master_ACPU1                    0x0004
    #define     BA_MasterGroup_Master_ACPU1_GroupNum           0x0004
    #define     B16MasterGroup_Master_ACPU1_GroupNum           0x0004
    #define   LSb32MasterGroup_Master_ACPU1_GroupNum              0
    #define   LSb16MasterGroup_Master_ACPU1_GroupNum              0
    #define       bMasterGroup_Master_ACPU1_GroupNum           4
    #define   MSK32MasterGroup_Master_ACPU1_GroupNum              0x0000000F
    #define     RA_MasterGroup_Master_ACPU2                    0x0008
    #define     BA_MasterGroup_Master_ACPU2_GroupNum           0x0008
    #define     B16MasterGroup_Master_ACPU2_GroupNum           0x0008
    #define   LSb32MasterGroup_Master_ACPU2_GroupNum              0
    #define   LSb16MasterGroup_Master_ACPU2_GroupNum              0
    #define       bMasterGroup_Master_ACPU2_GroupNum           4
    #define   MSK32MasterGroup_Master_ACPU2_GroupNum              0x0000000F
    #define     RA_MasterGroup_Master_ACPU3                    0x000C
    #define     BA_MasterGroup_Master_ACPU3_GroupNum           0x000C
    #define     B16MasterGroup_Master_ACPU3_GroupNum           0x000C
    #define   LSb32MasterGroup_Master_ACPU3_GroupNum              0
    #define   LSb16MasterGroup_Master_ACPU3_GroupNum              0
    #define       bMasterGroup_Master_ACPU3_GroupNum           4
    #define   MSK32MasterGroup_Master_ACPU3_GroupNum              0x0000000F
    #define     RA_MasterGroup_Master_SCPU_CPU                 0x0010
    #define     BA_MasterGroup_Master_SCPU_CPU_GroupNum        0x0010
    #define     B16MasterGroup_Master_SCPU_CPU_GroupNum        0x0010
    #define   LSb32MasterGroup_Master_SCPU_CPU_GroupNum           0
    #define   LSb16MasterGroup_Master_SCPU_CPU_GroupNum           0
    #define       bMasterGroup_Master_SCPU_CPU_GroupNum        4
    #define   MSK32MasterGroup_Master_SCPU_CPU_GroupNum           0x0000000F
    #define     RA_MasterGroup_Master_SCPU_DIR                 0x0014
    #define     BA_MasterGroup_Master_SCPU_DIR_GroupNum        0x0014
    #define     B16MasterGroup_Master_SCPU_DIR_GroupNum        0x0014
    #define   LSb32MasterGroup_Master_SCPU_DIR_GroupNum           0
    #define   LSb16MasterGroup_Master_SCPU_DIR_GroupNum           0
    #define       bMasterGroup_Master_SCPU_DIR_GroupNum        4
    #define   MSK32MasterGroup_Master_SCPU_DIR_GroupNum           0x0000000F
    #define     RA_MasterGroup_Master_SCPU_DMA                 0x0018
    #define     BA_MasterGroup_Master_SCPU_DMA_GroupNum        0x0018
    #define     B16MasterGroup_Master_SCPU_DMA_GroupNum        0x0018
    #define   LSb32MasterGroup_Master_SCPU_DMA_GroupNum           0
    #define   LSb16MasterGroup_Master_SCPU_DMA_GroupNum           0
    #define       bMasterGroup_Master_SCPU_DMA_GroupNum        4
    #define   MSK32MasterGroup_Master_SCPU_DMA_GroupNum           0x0000000F
    #define     RA_MasterGroup_Master_AVIO                     0x001C
    #define     BA_MasterGroup_Master_AVIO_GroupNum            0x001C
    #define     B16MasterGroup_Master_AVIO_GroupNum            0x001C
    #define   LSb32MasterGroup_Master_AVIO_GroupNum               0
    #define   LSb16MasterGroup_Master_AVIO_GroupNum               0
    #define       bMasterGroup_Master_AVIO_GroupNum            4
    #define   MSK32MasterGroup_Master_AVIO_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_ISP_STRM0                0x0020
    #define     BA_MasterGroup_Master_ISP_STRM0_GroupNum       0x0020
    #define     B16MasterGroup_Master_ISP_STRM0_GroupNum       0x0020
    #define   LSb32MasterGroup_Master_ISP_STRM0_GroupNum          0
    #define   LSb16MasterGroup_Master_ISP_STRM0_GroupNum          0
    #define       bMasterGroup_Master_ISP_STRM0_GroupNum       4
    #define   MSK32MasterGroup_Master_ISP_STRM0_GroupNum          0x0000000F
    #define     RA_MasterGroup_Master_ISP_STRM1                0x0024
    #define     BA_MasterGroup_Master_ISP_STRM1_GroupNum       0x0024
    #define     B16MasterGroup_Master_ISP_STRM1_GroupNum       0x0024
    #define   LSb32MasterGroup_Master_ISP_STRM1_GroupNum          0
    #define   LSb16MasterGroup_Master_ISP_STRM1_GroupNum          0
    #define       bMasterGroup_Master_ISP_STRM1_GroupNum       4
    #define   MSK32MasterGroup_Master_ISP_STRM1_GroupNum          0x0000000F
    #define     RA_MasterGroup_Master_ISP_BCM                  0x0028
    #define     BA_MasterGroup_Master_ISP_BCM_GroupNum         0x0028
    #define     B16MasterGroup_Master_ISP_BCM_GroupNum         0x0028
    #define   LSb32MasterGroup_Master_ISP_BCM_GroupNum            0
    #define   LSb16MasterGroup_Master_ISP_BCM_GroupNum            0
    #define       bMasterGroup_Master_ISP_BCM_GroupNum         4
    #define   MSK32MasterGroup_Master_ISP_BCM_GroupNum            0x0000000F
    #define     RA_MasterGroup_Master_NPU                      0x002C
    #define     BA_MasterGroup_Master_NPU_GroupNum             0x002C
    #define     B16MasterGroup_Master_NPU_GroupNum             0x002C
    #define   LSb32MasterGroup_Master_NPU_GroupNum                0
    #define   LSb16MasterGroup_Master_NPU_GroupNum                0
    #define       bMasterGroup_Master_NPU_GroupNum             4
    #define   MSK32MasterGroup_Master_NPU_GroupNum                0x0000000F
    #define     RA_MasterGroup_Master_IFCP                     0x0030
    #define     BA_MasterGroup_Master_IFCP_GroupNum            0x0030
    #define     B16MasterGroup_Master_IFCP_GroupNum            0x0030
    #define   LSb32MasterGroup_Master_IFCP_GroupNum               0
    #define   LSb16MasterGroup_Master_IFCP_GroupNum               0
    #define       bMasterGroup_Master_IFCP_GroupNum            4
    #define   MSK32MasterGroup_Master_IFCP_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_RFU0                     0x0034
    #define     BA_MasterGroup_Master_RFU0_GroupNum            0x0034
    #define     B16MasterGroup_Master_RFU0_GroupNum            0x0034
    #define   LSb32MasterGroup_Master_RFU0_GroupNum               0
    #define   LSb16MasterGroup_Master_RFU0_GroupNum               0
    #define       bMasterGroup_Master_RFU0_GroupNum            4
    #define   MSK32MasterGroup_Master_RFU0_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_RFU1                     0x0038
    #define     BA_MasterGroup_Master_RFU1_GroupNum            0x0038
    #define     B16MasterGroup_Master_RFU1_GroupNum            0x0038
    #define   LSb32MasterGroup_Master_RFU1_GroupNum               0
    #define   LSb16MasterGroup_Master_RFU1_GroupNum               0
    #define       bMasterGroup_Master_RFU1_GroupNum            4
    #define   MSK32MasterGroup_Master_RFU1_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_OVP                      0x003C
    #define     BA_MasterGroup_Master_OVP_GroupNum             0x003C
    #define     B16MasterGroup_Master_OVP_GroupNum             0x003C
    #define   LSb32MasterGroup_Master_OVP_GroupNum                0
    #define   LSb16MasterGroup_Master_OVP_GroupNum                0
    #define       bMasterGroup_Master_OVP_GroupNum             4
    #define   MSK32MasterGroup_Master_OVP_GroupNum                0x0000000F
    #define     RA_MasterGroup_Master_V4G                      0x0040
    #define     BA_MasterGroup_Master_V4G_GroupNum             0x0040
    #define     B16MasterGroup_Master_V4G_GroupNum             0x0040
    #define   LSb32MasterGroup_Master_V4G_GroupNum                0
    #define   LSb16MasterGroup_Master_V4G_GroupNum                0
    #define       bMasterGroup_Master_V4G_GroupNum             4
    #define   MSK32MasterGroup_Master_V4G_GroupNum                0x0000000F
    #define     RA_MasterGroup_Master_H1                       0x0044
    #define     BA_MasterGroup_Master_H1_GroupNum              0x0044
    #define     B16MasterGroup_Master_H1_GroupNum              0x0044
    #define   LSb32MasterGroup_Master_H1_GroupNum                 0
    #define   LSb16MasterGroup_Master_H1_GroupNum                 0
    #define       bMasterGroup_Master_H1_GroupNum              4
    #define   MSK32MasterGroup_Master_H1_GroupNum                 0x0000000F
    #define     RA_MasterGroup_Master_GFX                      0x0048
    #define     BA_MasterGroup_Master_GFX_GroupNum             0x0048
    #define     B16MasterGroup_Master_GFX_GroupNum             0x0048
    #define   LSb32MasterGroup_Master_GFX_GroupNum                0
    #define   LSb16MasterGroup_Master_GFX_GroupNum                0
    #define       bMasterGroup_Master_GFX_GroupNum             4
    #define   MSK32MasterGroup_Master_GFX_GroupNum                0x0000000F
    #define     RA_MasterGroup_Master_GE                       0x004C
    #define     BA_MasterGroup_Master_GE_GroupNum              0x004C
    #define     B16MasterGroup_Master_GE_GroupNum              0x004C
    #define   LSb32MasterGroup_Master_GE_GroupNum                 0
    #define   LSb16MasterGroup_Master_GE_GroupNum                 0
    #define       bMasterGroup_Master_GE_GroupNum              4
    #define   MSK32MasterGroup_Master_GE_GroupNum                 0x0000000F
    #define     RA_MasterGroup_Master_eMMC                     0x0050
    #define     BA_MasterGroup_Master_eMMC_GroupNum            0x0050
    #define     B16MasterGroup_Master_eMMC_GroupNum            0x0050
    #define   LSb32MasterGroup_Master_eMMC_GroupNum               0
    #define   LSb16MasterGroup_Master_eMMC_GroupNum               0
    #define       bMasterGroup_Master_eMMC_GroupNum            4
    #define   MSK32MasterGroup_Master_eMMC_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_SDIO                     0x0054
    #define     BA_MasterGroup_Master_SDIO_GroupNum            0x0054
    #define     B16MasterGroup_Master_SDIO_GroupNum            0x0054
    #define   LSb32MasterGroup_Master_SDIO_GroupNum               0
    #define   LSb16MasterGroup_Master_SDIO_GroupNum               0
    #define       bMasterGroup_Master_SDIO_GroupNum            4
    #define   MSK32MasterGroup_Master_SDIO_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_USB2                     0x0058
    #define     BA_MasterGroup_Master_USB2_GroupNum            0x0058
    #define     B16MasterGroup_Master_USB2_GroupNum            0x0058
    #define   LSb32MasterGroup_Master_USB2_GroupNum               0
    #define   LSb16MasterGroup_Master_USB2_GroupNum               0
    #define       bMasterGroup_Master_USB2_GroupNum            4
    #define   MSK32MasterGroup_Master_USB2_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_USB3                     0x005C
    #define     BA_MasterGroup_Master_USB3_GroupNum            0x005C
    #define     B16MasterGroup_Master_USB3_GroupNum            0x005C
    #define   LSb32MasterGroup_Master_USB3_GroupNum               0
    #define   LSb16MasterGroup_Master_USB3_GroupNum               0
    #define       bMasterGroup_Master_USB3_GroupNum            4
    #define   MSK32MasterGroup_Master_USB3_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_PCIE                     0x0060
    #define     BA_MasterGroup_Master_PCIE_GroupNum            0x0060
    #define     B16MasterGroup_Master_PCIE_GroupNum            0x0060
    #define   LSb32MasterGroup_Master_PCIE_GroupNum               0
    #define   LSb16MasterGroup_Master_PCIE_GroupNum               0
    #define       bMasterGroup_Master_PCIE_GroupNum            4
    #define   MSK32MasterGroup_Master_PCIE_GroupNum               0x0000000F
    #define     RA_MasterGroup_Master_AHBMON                   0x0064
    #define     BA_MasterGroup_Master_AHBMON_GroupNum          0x0064
    #define     B16MasterGroup_Master_AHBMON_GroupNum          0x0064
    #define   LSb32MasterGroup_Master_AHBMON_GroupNum             0
    #define   LSb16MasterGroup_Master_AHBMON_GroupNum             0
    #define       bMasterGroup_Master_AHBMON_GroupNum          4
    #define   MSK32MasterGroup_Master_AHBMON_GroupNum             0x0000000F
    #define     RA_MasterGroup_Master_MTEST                    0x0068
    #define     BA_MasterGroup_Master_MTEST_GroupNum           0x0068
    #define     B16MasterGroup_Master_MTEST_GroupNum           0x0068
    #define   LSb32MasterGroup_Master_MTEST_GroupNum              0
    #define   LSb16MasterGroup_Master_MTEST_GroupNum              0
    #define       bMasterGroup_Master_MTEST_GroupNum           4
    #define   MSK32MasterGroup_Master_MTEST_GroupNum              0x0000000F
    #define     RA_MasterGroup_Master_BSCAN2AHB                0x006C
    #define     BA_MasterGroup_Master_BSCAN2AHB_GroupNum       0x006C
    #define     B16MasterGroup_Master_BSCAN2AHB_GroupNum       0x006C
    #define   LSb32MasterGroup_Master_BSCAN2AHB_GroupNum          0
    #define   LSb16MasterGroup_Master_BSCAN2AHB_GroupNum          0
    #define       bMasterGroup_Master_BSCAN2AHB_GroupNum       4
    #define   MSK32MasterGroup_Master_BSCAN2AHB_GroupNum          0x0000000F
    #define     RA_MasterGroup_Master_TSP                      0x0070
    #define     BA_MasterGroup_Master_TSP_GroupNum             0x0070
    #define     B16MasterGroup_Master_TSP_GroupNum             0x0070
    #define   LSb32MasterGroup_Master_TSP_GroupNum                0
    #define   LSb16MasterGroup_Master_TSP_GroupNum                0
    #define       bMasterGroup_Master_TSP_GroupNum             4
    #define   MSK32MasterGroup_Master_TSP_GroupNum                0x0000000F
    #define     RA_MasterGroup_Master_BC                       0x0074
    #define     BA_MasterGroup_Master_BC_GroupNum              0x0074
    #define     B16MasterGroup_Master_BC_GroupNum              0x0074
    #define   LSb32MasterGroup_Master_BC_GroupNum                 0
    #define   LSb16MasterGroup_Master_BC_GroupNum                 0
    #define       bMasterGroup_Master_BC_GroupNum              4
    #define   MSK32MasterGroup_Master_BC_GroupNum                 0x0000000F
    #define     RA_MasterGroup_Master_CORESIGHT                0x0078
    #define     BA_MasterGroup_Master_CORESIGHT_GroupNum       0x0078
    #define     B16MasterGroup_Master_CORESIGHT_GroupNum       0x0078
    #define   LSb32MasterGroup_Master_CORESIGHT_GroupNum          0
    #define   LSb16MasterGroup_Master_CORESIGHT_GroupNum          0
    #define       bMasterGroup_Master_CORESIGHT_GroupNum       4
    #define   MSK32MasterGroup_Master_CORESIGHT_GroupNum          0x0000000F
    #define     RA_MasterGroup_Master_PB                       0x007C
    #define     BA_MasterGroup_Master_PB_GroupNum              0x007C
    #define     B16MasterGroup_Master_PB_GroupNum              0x007C
    #define   LSb32MasterGroup_Master_PB_GroupNum                 0
    #define   LSb16MasterGroup_Master_PB_GroupNum                 0
    #define       bMasterGroup_Master_PB_GroupNum              4
    #define   MSK32MasterGroup_Master_PB_GroupNum                 0x0000000F
    #define     RA_seAccess_seAxi                              0x0000
    #define     BA_seAccess_seAxi_ProtOverrideW                0x0000
    #define     B16seAccess_seAxi_ProtOverrideW                0x0000
    #define   LSb32seAccess_seAxi_ProtOverrideW                   0
    #define   LSb16seAccess_seAxi_ProtOverrideW                   0
    #define       bseAccess_seAxi_ProtOverrideW                1
    #define   MSK32seAccess_seAxi_ProtOverrideW                   0x00000001
    #define     BA_seAccess_seAxi_ProtValW                     0x0000
    #define     B16seAccess_seAxi_ProtValW                     0x0000
    #define   LSb32seAccess_seAxi_ProtValW                        1
    #define   LSb16seAccess_seAxi_ProtValW                        1
    #define       bseAccess_seAxi_ProtValW                     1
    #define   MSK32seAccess_seAxi_ProtValW                        0x00000002
    #define     BA_seAccess_seAxi_ProtOverrideR                0x0000
    #define     B16seAccess_seAxi_ProtOverrideR                0x0000
    #define   LSb32seAccess_seAxi_ProtOverrideR                   2
    #define   LSb16seAccess_seAxi_ProtOverrideR                   2
    #define       bseAccess_seAxi_ProtOverrideR                1
    #define   MSK32seAccess_seAxi_ProtOverrideR                   0x00000004
    #define     BA_seAccess_seAxi_ProtValR                     0x0000
    #define     B16seAccess_seAxi_ProtValR                     0x0000
    #define   LSb32seAccess_seAxi_ProtValR                        3
    #define   LSb16seAccess_seAxi_ProtValR                        3
    #define       bseAccess_seAxi_ProtValR                     1
    #define   MSK32seAccess_seAxi_ProtValR                        0x00000008
    #define     BA_seAccess_seAxi_ProtOvLock                   0x0000
    #define     B16seAccess_seAxi_ProtOvLock                   0x0000
    #define   LSb32seAccess_seAxi_ProtOvLock                      4
    #define   LSb16seAccess_seAxi_ProtOvLock                      4
    #define       bseAccess_seAxi_ProtOvLock                   1
    #define   MSK32seAccess_seAxi_ProtOvLock                      0x00000010
    #define     RA_protOR_SecureCPU                            0x0000
    #define     RA_protOR_SecureAVIOM0                         0x0004
    #define     RA_protOR_SecureGFX3D                          0x0008
    #define     RA_protOR_SecureNPU                            0x000C
    #define     RA_protOR_SecureRFU0                           0x0010
    #define     RA_protOR_SecureRFU1                           0x0014
    #define     RA_protOR_SecureIMTEST                         0x0018
    #define     RA_protOR_SecureDECODER                        0x001C
    #define     RA_protOR_SecureENCODER                        0x0020
    #define     RA_protOR_SecureOVP                            0x0024
    #define     RA_protOR_SecureBMON                           0x0028
    #define     RA_protOR_SecureISPM0                          0x002C
    #define     RA_protOR_SecureISPM1                          0x0030
    #define     RA_protOR_SecureISPM2                          0x0034
    #define     RA_protOR_SecureGE                             0x0038
    #define     RA_protOR_SecureEMMC                           0x003C
    #define     RA_protOR_SecureSDIO                           0x0040
    #define     RA_protOR_SecureUSB2                           0x0044
    #define     RA_protOR_SecureUSB3                           0x0048
    #define     RA_protOR_SecurePCIE                           0x004C
    #define     RA_protOR_SecurePB                             0x0050
    #define     RA_protOR_SecureTSP                            0x0054
    #define     RA_protOR_SecureBC                             0x0058
    #define     RA_protOR_SecureBCMCPU                         0x005C
    #define     RA_protOR_SecureBCMDMA                         0x0060
    #define     RA_protOR_SecureBCMDIR                         0x0064
    #define     RA_cacheAccess_cacheAxi                        0x0000
    #define     BA_cacheAccess_cacheAxi_CacheOverrideW         0x0000
    #define     B16cacheAccess_cacheAxi_CacheOverrideW         0x0000
    #define   LSb32cacheAccess_cacheAxi_CacheOverrideW            0
    #define   LSb16cacheAccess_cacheAxi_CacheOverrideW            0
    #define       bcacheAccess_cacheAxi_CacheOverrideW         4
    #define   MSK32cacheAccess_cacheAxi_CacheOverrideW            0x0000000F
    #define     BA_cacheAccess_cacheAxi_CacheValW              0x0000
    #define     B16cacheAccess_cacheAxi_CacheValW              0x0000
    #define   LSb32cacheAccess_cacheAxi_CacheValW                 4
    #define   LSb16cacheAccess_cacheAxi_CacheValW                 4
    #define       bcacheAccess_cacheAxi_CacheValW              4
    #define   MSK32cacheAccess_cacheAxi_CacheValW                 0x000000F0
    #define     BA_cacheAccess_cacheAxi_CacheOverrideR         0x0001
    #define     B16cacheAccess_cacheAxi_CacheOverrideR         0x0000
    #define   LSb32cacheAccess_cacheAxi_CacheOverrideR            8
    #define   LSb16cacheAccess_cacheAxi_CacheOverrideR            8
    #define       bcacheAccess_cacheAxi_CacheOverrideR         4
    #define   MSK32cacheAccess_cacheAxi_CacheOverrideR            0x00000F00
    #define     BA_cacheAccess_cacheAxi_CacheValR              0x0001
    #define     B16cacheAccess_cacheAxi_CacheValR              0x0000
    #define   LSb32cacheAccess_cacheAxi_CacheValR                 12
    #define   LSb16cacheAccess_cacheAxi_CacheValR                 12
    #define       bcacheAccess_cacheAxi_CacheValR              4
    #define   MSK32cacheAccess_cacheAxi_CacheValR                 0x0000F000
    #define     RA_cacheOR_CacheGFX3D0                         0x0000
    #define     RA_cacheOR_CacheGFX3D1                         0x0004
    #define     RA_cacheOR_CacheDECODER                        0x0008
    #define     RA_cacheOR_CacheNPU                            0x000C
    #define     RA_cacheOR_CacheACPU                           0x0010
    #define     RA_cacheOR_CacheSOC2DDR                        0x0014
    #define     RA_cacheOR_CacheENCODER                        0x0018
    #define     RA_cacheOR_CacheOVP                            0x001C
    #define     RA_AxiWrFilt_CTRL                              0x0000
    #define     BA_AxiWrFilt_CTRL_En                           0x0000
    #define     B16AxiWrFilt_CTRL_En                           0x0000
    #define   LSb32AxiWrFilt_CTRL_En                              0
    #define   LSb16AxiWrFilt_CTRL_En                              0
    #define       bAxiWrFilt_CTRL_En                           1
    #define   MSK32AxiWrFilt_CTRL_En                              0x00000001
    #define     BA_AxiWrFilt_CTRL_Clear                        0x0000
    #define     B16AxiWrFilt_CTRL_Clear                        0x0000
    #define   LSb32AxiWrFilt_CTRL_Clear                           1
    #define   LSb16AxiWrFilt_CTRL_Clear                           1
    #define       bAxiWrFilt_CTRL_Clear                        1
    #define   MSK32AxiWrFilt_CTRL_Clear                           0x00000002
    #define     RA_AxiWrFilt_STATUS                            0x0004
    #define     BA_AxiWrFilt_STATUS_Intr                       0x0004
    #define     B16AxiWrFilt_STATUS_Intr                       0x0004
    #define   LSb32AxiWrFilt_STATUS_Intr                          0
    #define   LSb16AxiWrFilt_STATUS_Intr                          0
    #define       bAxiWrFilt_STATUS_Intr                       1
    #define   MSK32AxiWrFilt_STATUS_Intr                          0x00000001
    #define     RA_AxiWrFilt_ProtAddr0                         0x0008
    #define     BA_AxiWrFilt_ProtAddr0_Addr                    0x0008
    #define     B16AxiWrFilt_ProtAddr0_Addr                    0x0008
    #define   LSb32AxiWrFilt_ProtAddr0_Addr                       0
    #define   LSb16AxiWrFilt_ProtAddr0_Addr                       0
    #define       bAxiWrFilt_ProtAddr0_Addr                    32
    #define   MSK32AxiWrFilt_ProtAddr0_Addr                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtMask0                         0x000C
    #define     BA_AxiWrFilt_ProtMask0_Mask                    0x000C
    #define     B16AxiWrFilt_ProtMask0_Mask                    0x000C
    #define   LSb32AxiWrFilt_ProtMask0_Mask                       0
    #define   LSb16AxiWrFilt_ProtMask0_Mask                       0
    #define       bAxiWrFilt_ProtMask0_Mask                    32
    #define   MSK32AxiWrFilt_ProtMask0_Mask                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtAddr1                         0x0010
    #define     BA_AxiWrFilt_ProtAddr1_Addr                    0x0010
    #define     B16AxiWrFilt_ProtAddr1_Addr                    0x0010
    #define   LSb32AxiWrFilt_ProtAddr1_Addr                       0
    #define   LSb16AxiWrFilt_ProtAddr1_Addr                       0
    #define       bAxiWrFilt_ProtAddr1_Addr                    32
    #define   MSK32AxiWrFilt_ProtAddr1_Addr                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtMask1                         0x0014
    #define     BA_AxiWrFilt_ProtMask1_Mask                    0x0014
    #define     B16AxiWrFilt_ProtMask1_Mask                    0x0014
    #define   LSb32AxiWrFilt_ProtMask1_Mask                       0
    #define   LSb16AxiWrFilt_ProtMask1_Mask                       0
    #define       bAxiWrFilt_ProtMask1_Mask                    32
    #define   MSK32AxiWrFilt_ProtMask1_Mask                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtAddr2                         0x0018
    #define     BA_AxiWrFilt_ProtAddr2_Addr                    0x0018
    #define     B16AxiWrFilt_ProtAddr2_Addr                    0x0018
    #define   LSb32AxiWrFilt_ProtAddr2_Addr                       0
    #define   LSb16AxiWrFilt_ProtAddr2_Addr                       0
    #define       bAxiWrFilt_ProtAddr2_Addr                    32
    #define   MSK32AxiWrFilt_ProtAddr2_Addr                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtMask2                         0x001C
    #define     BA_AxiWrFilt_ProtMask2_Mask                    0x001C
    #define     B16AxiWrFilt_ProtMask2_Mask                    0x001C
    #define   LSb32AxiWrFilt_ProtMask2_Mask                       0
    #define   LSb16AxiWrFilt_ProtMask2_Mask                       0
    #define       bAxiWrFilt_ProtMask2_Mask                    32
    #define   MSK32AxiWrFilt_ProtMask2_Mask                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtAddr3                         0x0020
    #define     BA_AxiWrFilt_ProtAddr3_Addr                    0x0020
    #define     B16AxiWrFilt_ProtAddr3_Addr                    0x0020
    #define   LSb32AxiWrFilt_ProtAddr3_Addr                       0
    #define   LSb16AxiWrFilt_ProtAddr3_Addr                       0
    #define       bAxiWrFilt_ProtAddr3_Addr                    32
    #define   MSK32AxiWrFilt_ProtAddr3_Addr                       0xFFFFFFFF
    #define     RA_AxiWrFilt_ProtMask3                         0x0024
    #define     BA_AxiWrFilt_ProtMask3_Mask                    0x0024
    #define     B16AxiWrFilt_ProtMask3_Mask                    0x0024
    #define   LSb32AxiWrFilt_ProtMask3_Mask                       0
    #define   LSb16AxiWrFilt_ProtMask3_Mask                       0
    #define       bAxiWrFilt_ProtMask3_Mask                    32
    #define   MSK32AxiWrFilt_ProtMask3_Mask                       0xFFFFFFFF
    #define     RA_AxiPCnt_CTRL                                0x0000
    #define     BA_AxiPCnt_CTRL_clear                          0x0000
    #define     B16AxiPCnt_CTRL_clear                          0x0000
    #define   LSb32AxiPCnt_CTRL_clear                             0
    #define   LSb16AxiPCnt_CTRL_clear                             0
    #define       bAxiPCnt_CTRL_clear                          1
    #define   MSK32AxiPCnt_CTRL_clear                             0x00000001
    #define     BA_AxiPCnt_CTRL_enable                         0x0000
    #define     B16AxiPCnt_CTRL_enable                         0x0000
    #define   LSb32AxiPCnt_CTRL_enable                            1
    #define   LSb16AxiPCnt_CTRL_enable                            1
    #define       bAxiPCnt_CTRL_enable                         1
    #define   MSK32AxiPCnt_CTRL_enable                            0x00000002
    #define     RA_AxiPCnt_TOTAL_CNT                           0x0004
    #define     BA_AxiPCnt_TOTAL_CNT_cnt                       0x0004
    #define     B16AxiPCnt_TOTAL_CNT_cnt                       0x0004
    #define   LSb32AxiPCnt_TOTAL_CNT_cnt                          0
    #define   LSb16AxiPCnt_TOTAL_CNT_cnt                          0
    #define       bAxiPCnt_TOTAL_CNT_cnt                       32
    #define   MSK32AxiPCnt_TOTAL_CNT_cnt                          0xFFFFFFFF
    #define     RA_AxiPCnt_RWAIT_CNT                           0x0008
    #define     BA_AxiPCnt_RWAIT_CNT_cnt                       0x0008
    #define     B16AxiPCnt_RWAIT_CNT_cnt                       0x0008
    #define   LSb32AxiPCnt_RWAIT_CNT_cnt                          0
    #define   LSb16AxiPCnt_RWAIT_CNT_cnt                          0
    #define       bAxiPCnt_RWAIT_CNT_cnt                       32
    #define   MSK32AxiPCnt_RWAIT_CNT_cnt                          0xFFFFFFFF
    #define     RA_AxiPCnt_RDATA_CNT                           0x000C
    #define     BA_AxiPCnt_RDATA_CNT_cnt                       0x000C
    #define     B16AxiPCnt_RDATA_CNT_cnt                       0x000C
    #define   LSb32AxiPCnt_RDATA_CNT_cnt                          0
    #define   LSb16AxiPCnt_RDATA_CNT_cnt                          0
    #define       bAxiPCnt_RDATA_CNT_cnt                       32
    #define   MSK32AxiPCnt_RDATA_CNT_cnt                          0xFFFFFFFF
    #define     RA_AxiPCnt_WWAIT_CNT                           0x0010
    #define     BA_AxiPCnt_WWAIT_CNT_cnt                       0x0010
    #define     B16AxiPCnt_WWAIT_CNT_cnt                       0x0010
    #define   LSb32AxiPCnt_WWAIT_CNT_cnt                          0
    #define   LSb16AxiPCnt_WWAIT_CNT_cnt                          0
    #define       bAxiPCnt_WWAIT_CNT_cnt                       32
    #define   MSK32AxiPCnt_WWAIT_CNT_cnt                          0xFFFFFFFF
    #define     RA_AxiPCnt_WDATA_CNT                           0x0014
    #define     BA_AxiPCnt_WDATA_CNT_cnt                       0x0014
    #define     B16AxiPCnt_WDATA_CNT_cnt                       0x0014
    #define   LSb32AxiPCnt_WDATA_CNT_cnt                          0
    #define   LSb16AxiPCnt_WDATA_CNT_cnt                          0
    #define       bAxiPCnt_WDATA_CNT_cnt                       32
    #define   MSK32AxiPCnt_WDATA_CNT_cnt                          0xFFFFFFFF
    #define     RA_AxiPCnt_OF_STATUS                           0x0018
    #define     BA_AxiPCnt_OF_STATUS_total                     0x0018
    #define     B16AxiPCnt_OF_STATUS_total                     0x0018
    #define   LSb32AxiPCnt_OF_STATUS_total                        0
    #define   LSb16AxiPCnt_OF_STATUS_total                        0
    #define       bAxiPCnt_OF_STATUS_total                     1
    #define   MSK32AxiPCnt_OF_STATUS_total                        0x00000001
    #define     BA_AxiPCnt_OF_STATUS_rwait                     0x0018
    #define     B16AxiPCnt_OF_STATUS_rwait                     0x0018
    #define   LSb32AxiPCnt_OF_STATUS_rwait                        1
    #define   LSb16AxiPCnt_OF_STATUS_rwait                        1
    #define       bAxiPCnt_OF_STATUS_rwait                     1
    #define   MSK32AxiPCnt_OF_STATUS_rwait                        0x00000002
    #define     BA_AxiPCnt_OF_STATUS_rdata                     0x0018
    #define     B16AxiPCnt_OF_STATUS_rdata                     0x0018
    #define   LSb32AxiPCnt_OF_STATUS_rdata                        2
    #define   LSb16AxiPCnt_OF_STATUS_rdata                        2
    #define       bAxiPCnt_OF_STATUS_rdata                     1
    #define   MSK32AxiPCnt_OF_STATUS_rdata                        0x00000004
    #define     BA_AxiPCnt_OF_STATUS_wwait                     0x0018
    #define     B16AxiPCnt_OF_STATUS_wwait                     0x0018
    #define   LSb32AxiPCnt_OF_STATUS_wwait                        3
    #define   LSb16AxiPCnt_OF_STATUS_wwait                        3
    #define       bAxiPCnt_OF_STATUS_wwait                     1
    #define   MSK32AxiPCnt_OF_STATUS_wwait                        0x00000008
    #define     BA_AxiPCnt_OF_STATUS_wdata                     0x0018
    #define     B16AxiPCnt_OF_STATUS_wdata                     0x0018
    #define   LSb32AxiPCnt_OF_STATUS_wdata                        4
    #define   LSb16AxiPCnt_OF_STATUS_wdata                        4
    #define       bAxiPCnt_OF_STATUS_wdata                     1
    #define   MSK32AxiPCnt_OF_STATUS_wdata                        0x00000010
    #define     RA_SOC_Configuration                           0x0000
    #define     BA_SOC_Configuration_blockIFetch               0x0000
    #define     B16SOC_Configuration_blockIFetch               0x0000
    #define   LSb32SOC_Configuration_blockIFetch                  0
    #define   LSb16SOC_Configuration_blockIFetch                  0
    #define       bSOC_Configuration_blockIFetch               1
    #define   MSK32SOC_Configuration_blockIFetch                  0x00000001
    #define     BA_SOC_Configuration_AhbTrcEn                  0x0000
    #define     B16SOC_Configuration_AhbTrcEn                  0x0000
    #define   LSb32SOC_Configuration_AhbTrcEn                     1
    #define   LSb16SOC_Configuration_AhbTrcEn                     1
    #define       bSOC_Configuration_AhbTrcEn                  1
    #define   MSK32SOC_Configuration_AhbTrcEn                     0x00000002
    #define     RA_SOC_sysIntPol0                              0x0004
    #define     BA_SOC_sysIntPol0_Invert                       0x0004
    #define     B16SOC_sysIntPol0_Invert                       0x0004
    #define   LSb32SOC_sysIntPol0_Invert                          0
    #define   LSb16SOC_sysIntPol0_Invert                          0
    #define       bSOC_sysIntPol0_Invert                       32
    #define   MSK32SOC_sysIntPol0_Invert                          0xFFFFFFFF
    #define     RA_SOC_sysIntPol1                              0x0008
    #define     BA_SOC_sysIntPol1_Invert                       0x0008
    #define     B16SOC_sysIntPol1_Invert                       0x0008
    #define   LSb32SOC_sysIntPol1_Invert                          0
    #define   LSb16SOC_sysIntPol1_Invert                          0
    #define       bSOC_sysIntPol1_Invert                       32
    #define   MSK32SOC_sysIntPol1_Invert                          0xFFFFFFFF
    #define     RA_SOC_sysIntPol2                              0x000C
    #define     BA_SOC_sysIntPol2_Invert                       0x000C
    #define     B16SOC_sysIntPol2_Invert                       0x000C
    #define   LSb32SOC_sysIntPol2_Invert                          0
    #define   LSb16SOC_sysIntPol2_Invert                          0
    #define       bSOC_sysIntPol2_Invert                       32
    #define   MSK32SOC_sysIntPol2_Invert                          0xFFFFFFFF
    #define     RA_SOC_sysIntPol3                              0x0010
    #define     BA_SOC_sysIntPol3_Invert                       0x0010
    #define     B16SOC_sysIntPol3_Invert                       0x0010
    #define   LSb32SOC_sysIntPol3_Invert                          0
    #define   LSb16SOC_sysIntPol3_Invert                          0
    #define       bSOC_sysIntPol3_Invert                       32
    #define   MSK32SOC_sysIntPol3_Invert                          0xFFFFFFFF
    #define     RA_SOC_Dummy_SW_Intr                           0x0014
    #define     BA_SOC_Dummy_SW_Intr_Intr0                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr0                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr0                        0
    #define   LSb16SOC_Dummy_SW_Intr_Intr0                        0
    #define       bSOC_Dummy_SW_Intr_Intr0                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr0                        0x00000001
    #define     BA_SOC_Dummy_SW_Intr_Intr1                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr1                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr1                        1
    #define   LSb16SOC_Dummy_SW_Intr_Intr1                        1
    #define       bSOC_Dummy_SW_Intr_Intr1                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr1                        0x00000002
    #define     BA_SOC_Dummy_SW_Intr_Intr2                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr2                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr2                        2
    #define   LSb16SOC_Dummy_SW_Intr_Intr2                        2
    #define       bSOC_Dummy_SW_Intr_Intr2                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr2                        0x00000004
    #define     BA_SOC_Dummy_SW_Intr_Intr3                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr3                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr3                        3
    #define   LSb16SOC_Dummy_SW_Intr_Intr3                        3
    #define       bSOC_Dummy_SW_Intr_Intr3                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr3                        0x00000008
    #define     BA_SOC_Dummy_SW_Intr_Intr4                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr4                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr4                        4
    #define   LSb16SOC_Dummy_SW_Intr_Intr4                        4
    #define       bSOC_Dummy_SW_Intr_Intr4                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr4                        0x00000010
    #define     BA_SOC_Dummy_SW_Intr_Intr5                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr5                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr5                        5
    #define   LSb16SOC_Dummy_SW_Intr_Intr5                        5
    #define       bSOC_Dummy_SW_Intr_Intr5                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr5                        0x00000020
    #define     BA_SOC_Dummy_SW_Intr_Intr6                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr6                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr6                        6
    #define   LSb16SOC_Dummy_SW_Intr_Intr6                        6
    #define       bSOC_Dummy_SW_Intr_Intr6                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr6                        0x00000040
    #define     BA_SOC_Dummy_SW_Intr_Intr7                     0x0014
    #define     B16SOC_Dummy_SW_Intr_Intr7                     0x0014
    #define   LSb32SOC_Dummy_SW_Intr_Intr7                        7
    #define   LSb16SOC_Dummy_SW_Intr_Intr7                        7
    #define       bSOC_Dummy_SW_Intr_Intr7                     1
    #define   MSK32SOC_Dummy_SW_Intr_Intr7                        0x00000080
    #define     RA_SOC_AHB_RESP_CTRL                           0x0100
    #define     BA_SOC_AHB_RESP_CTRL_MaskHrespDef              0x0100
    #define     B16SOC_AHB_RESP_CTRL_MaskHrespDef              0x0100
    #define   LSb32SOC_AHB_RESP_CTRL_MaskHrespDef                 0
    #define   LSb16SOC_AHB_RESP_CTRL_MaskHrespDef                 0
    #define       bSOC_AHB_RESP_CTRL_MaskHrespDef              1
    #define   MSK32SOC_AHB_RESP_CTRL_MaskHrespDef                 0x00000001
    #define     BA_SOC_AHB_RESP_CTRL_MaskHrespSe               0x0100
    #define     B16SOC_AHB_RESP_CTRL_MaskHrespSe               0x0100
    #define   LSb32SOC_AHB_RESP_CTRL_MaskHrespSe                  1
    #define   LSb16SOC_AHB_RESP_CTRL_MaskHrespSe                  1
    #define       bSOC_AHB_RESP_CTRL_MaskHrespSe               1
    #define   MSK32SOC_AHB_RESP_CTRL_MaskHrespSe                  0x00000002
    #define     RA_SOC_AXI_BRESP_CTRL                          0x0104
    #define     BA_SOC_AXI_BRESP_CTRL_CPU                      0x0104
    #define     B16SOC_AXI_BRESP_CTRL_CPU                      0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_CPU                         0
    #define   LSb16SOC_AXI_BRESP_CTRL_CPU                         0
    #define       bSOC_AXI_BRESP_CTRL_CPU                      1
    #define   MSK32SOC_AXI_BRESP_CTRL_CPU                         0x00000001
    #define     BA_SOC_AXI_BRESP_CTRL_AVIOM0                   0x0104
    #define     B16SOC_AXI_BRESP_CTRL_AVIOM0                   0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_AVIOM0                      1
    #define   LSb16SOC_AXI_BRESP_CTRL_AVIOM0                      1
    #define       bSOC_AXI_BRESP_CTRL_AVIOM0                   1
    #define   MSK32SOC_AXI_BRESP_CTRL_AVIOM0                      0x00000002
    #define     BA_SOC_AXI_BRESP_CTRL_GFX3DM0                  0x0104
    #define     B16SOC_AXI_BRESP_CTRL_GFX3DM0                  0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_GFX3DM0                     2
    #define   LSb16SOC_AXI_BRESP_CTRL_GFX3DM0                     2
    #define       bSOC_AXI_BRESP_CTRL_GFX3DM0                  1
    #define   MSK32SOC_AXI_BRESP_CTRL_GFX3DM0                     0x00000004
    #define     BA_SOC_AXI_BRESP_CTRL_GFX3DM1                  0x0104
    #define     B16SOC_AXI_BRESP_CTRL_GFX3DM1                  0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_GFX3DM1                     3
    #define   LSb16SOC_AXI_BRESP_CTRL_GFX3DM1                     3
    #define       bSOC_AXI_BRESP_CTRL_GFX3DM1                  1
    #define   MSK32SOC_AXI_BRESP_CTRL_GFX3DM1                     0x00000008
    #define     BA_SOC_AXI_BRESP_CTRL_NPU                      0x0104
    #define     B16SOC_AXI_BRESP_CTRL_NPU                      0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_NPU                         4
    #define   LSb16SOC_AXI_BRESP_CTRL_NPU                         4
    #define       bSOC_AXI_BRESP_CTRL_NPU                      1
    #define   MSK32SOC_AXI_BRESP_CTRL_NPU                         0x00000010
    #define     BA_SOC_AXI_BRESP_CTRL_IMTEST                   0x0104
    #define     B16SOC_AXI_BRESP_CTRL_IMTEST                   0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_IMTEST                      5
    #define   LSb16SOC_AXI_BRESP_CTRL_IMTEST                      5
    #define       bSOC_AXI_BRESP_CTRL_IMTEST                   1
    #define   MSK32SOC_AXI_BRESP_CTRL_IMTEST                      0x00000020
    #define     BA_SOC_AXI_BRESP_CTRL_DECODER                  0x0104
    #define     B16SOC_AXI_BRESP_CTRL_DECODER                  0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_DECODER                     6
    #define   LSb16SOC_AXI_BRESP_CTRL_DECODER                     6
    #define       bSOC_AXI_BRESP_CTRL_DECODER                  1
    #define   MSK32SOC_AXI_BRESP_CTRL_DECODER                     0x00000040
    #define     BA_SOC_AXI_BRESP_CTRL_ENCODER                  0x0104
    #define     B16SOC_AXI_BRESP_CTRL_ENCODER                  0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_ENCODER                     7
    #define   LSb16SOC_AXI_BRESP_CTRL_ENCODER                     7
    #define       bSOC_AXI_BRESP_CTRL_ENCODER                  1
    #define   MSK32SOC_AXI_BRESP_CTRL_ENCODER                     0x00000080
    #define     BA_SOC_AXI_BRESP_CTRL_OVP                      0x0105
    #define     B16SOC_AXI_BRESP_CTRL_OVP                      0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_OVP                         8
    #define   LSb16SOC_AXI_BRESP_CTRL_OVP                         8
    #define       bSOC_AXI_BRESP_CTRL_OVP                      1
    #define   MSK32SOC_AXI_BRESP_CTRL_OVP                         0x00000100
    #define     BA_SOC_AXI_BRESP_CTRL_ISP                      0x0105
    #define     B16SOC_AXI_BRESP_CTRL_ISP                      0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_ISP                         9
    #define   LSb16SOC_AXI_BRESP_CTRL_ISP                         9
    #define       bSOC_AXI_BRESP_CTRL_ISP                      1
    #define   MSK32SOC_AXI_BRESP_CTRL_ISP                         0x00000200
    #define     BA_SOC_AXI_BRESP_CTRL_BMON                     0x0105
    #define     B16SOC_AXI_BRESP_CTRL_BMON                     0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_BMON                        10
    #define   LSb16SOC_AXI_BRESP_CTRL_BMON                        10
    #define       bSOC_AXI_BRESP_CTRL_BMON                     1
    #define   MSK32SOC_AXI_BRESP_CTRL_BMON                        0x00000400
    #define     BA_SOC_AXI_BRESP_CTRL_GE                       0x0105
    #define     B16SOC_AXI_BRESP_CTRL_GE                       0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_GE                          11
    #define   LSb16SOC_AXI_BRESP_CTRL_GE                          11
    #define       bSOC_AXI_BRESP_CTRL_GE                       1
    #define   MSK32SOC_AXI_BRESP_CTRL_GE                          0x00000800
    #define     BA_SOC_AXI_BRESP_CTRL_EMMC                     0x0105
    #define     B16SOC_AXI_BRESP_CTRL_EMMC                     0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_EMMC                        12
    #define   LSb16SOC_AXI_BRESP_CTRL_EMMC                        12
    #define       bSOC_AXI_BRESP_CTRL_EMMC                     1
    #define   MSK32SOC_AXI_BRESP_CTRL_EMMC                        0x00001000
    #define     BA_SOC_AXI_BRESP_CTRL_SDIO                     0x0105
    #define     B16SOC_AXI_BRESP_CTRL_SDIO                     0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_SDIO                        13
    #define   LSb16SOC_AXI_BRESP_CTRL_SDIO                        13
    #define       bSOC_AXI_BRESP_CTRL_SDIO                     1
    #define   MSK32SOC_AXI_BRESP_CTRL_SDIO                        0x00002000
    #define     BA_SOC_AXI_BRESP_CTRL_USB2                     0x0105
    #define     B16SOC_AXI_BRESP_CTRL_USB2                     0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_USB2                        14
    #define   LSb16SOC_AXI_BRESP_CTRL_USB2                        14
    #define       bSOC_AXI_BRESP_CTRL_USB2                     1
    #define   MSK32SOC_AXI_BRESP_CTRL_USB2                        0x00004000
    #define     BA_SOC_AXI_BRESP_CTRL_USB3                     0x0105
    #define     B16SOC_AXI_BRESP_CTRL_USB3                     0x0104
    #define   LSb32SOC_AXI_BRESP_CTRL_USB3                        15
    #define   LSb16SOC_AXI_BRESP_CTRL_USB3                        15
    #define       bSOC_AXI_BRESP_CTRL_USB3                     1
    #define   MSK32SOC_AXI_BRESP_CTRL_USB3                        0x00008000
    #define     BA_SOC_AXI_BRESP_CTRL_PCIE                     0x0106
    #define     B16SOC_AXI_BRESP_CTRL_PCIE                     0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_PCIE                        16
    #define   LSb16SOC_AXI_BRESP_CTRL_PCIE                        0
    #define       bSOC_AXI_BRESP_CTRL_PCIE                     1
    #define   MSK32SOC_AXI_BRESP_CTRL_PCIE                        0x00010000
    #define     BA_SOC_AXI_BRESP_CTRL_PB                       0x0106
    #define     B16SOC_AXI_BRESP_CTRL_PB                       0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_PB                          17
    #define   LSb16SOC_AXI_BRESP_CTRL_PB                          1
    #define       bSOC_AXI_BRESP_CTRL_PB                       1
    #define   MSK32SOC_AXI_BRESP_CTRL_PB                          0x00020000
    #define     BA_SOC_AXI_BRESP_CTRL_TSP                      0x0106
    #define     B16SOC_AXI_BRESP_CTRL_TSP                      0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_TSP                         18
    #define   LSb16SOC_AXI_BRESP_CTRL_TSP                         2
    #define       bSOC_AXI_BRESP_CTRL_TSP                      1
    #define   MSK32SOC_AXI_BRESP_CTRL_TSP                         0x00040000
    #define     BA_SOC_AXI_BRESP_CTRL_BC                       0x0106
    #define     B16SOC_AXI_BRESP_CTRL_BC                       0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_BC                          19
    #define   LSb16SOC_AXI_BRESP_CTRL_BC                          3
    #define       bSOC_AXI_BRESP_CTRL_BC                       1
    #define   MSK32SOC_AXI_BRESP_CTRL_BC                          0x00080000
    #define     BA_SOC_AXI_BRESP_CTRL_BCMCPU                   0x0106
    #define     B16SOC_AXI_BRESP_CTRL_BCMCPU                   0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_BCMCPU                      20
    #define   LSb16SOC_AXI_BRESP_CTRL_BCMCPU                      4
    #define       bSOC_AXI_BRESP_CTRL_BCMCPU                   1
    #define   MSK32SOC_AXI_BRESP_CTRL_BCMCPU                      0x00100000
    #define     BA_SOC_AXI_BRESP_CTRL_BCMDMA                   0x0106
    #define     B16SOC_AXI_BRESP_CTRL_BCMDMA                   0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_BCMDMA                      21
    #define   LSb16SOC_AXI_BRESP_CTRL_BCMDMA                      5
    #define       bSOC_AXI_BRESP_CTRL_BCMDMA                   1
    #define   MSK32SOC_AXI_BRESP_CTRL_BCMDMA                      0x00200000
    #define     BA_SOC_AXI_BRESP_CTRL_BCMDIR                   0x0106
    #define     B16SOC_AXI_BRESP_CTRL_BCMDIR                   0x0106
    #define   LSb32SOC_AXI_BRESP_CTRL_BCMDIR                      22
    #define   LSb16SOC_AXI_BRESP_CTRL_BCMDIR                      6
    #define       bSOC_AXI_BRESP_CTRL_BCMDIR                   1
    #define   MSK32SOC_AXI_BRESP_CTRL_BCMDIR                      0x00400000
    #define     RA_SOC_AXI_RRESP_CTRL                          0x0108
    #define     BA_SOC_AXI_RRESP_CTRL_CPU                      0x0108
    #define     B16SOC_AXI_RRESP_CTRL_CPU                      0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_CPU                         0
    #define   LSb16SOC_AXI_RRESP_CTRL_CPU                         0
    #define       bSOC_AXI_RRESP_CTRL_CPU                      1
    #define   MSK32SOC_AXI_RRESP_CTRL_CPU                         0x00000001
    #define     BA_SOC_AXI_RRESP_CTRL_AVIOM0                   0x0108
    #define     B16SOC_AXI_RRESP_CTRL_AVIOM0                   0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_AVIOM0                      1
    #define   LSb16SOC_AXI_RRESP_CTRL_AVIOM0                      1
    #define       bSOC_AXI_RRESP_CTRL_AVIOM0                   1
    #define   MSK32SOC_AXI_RRESP_CTRL_AVIOM0                      0x00000002
    #define     BA_SOC_AXI_RRESP_CTRL_GFX3DM0                  0x0108
    #define     B16SOC_AXI_RRESP_CTRL_GFX3DM0                  0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_GFX3DM0                     2
    #define   LSb16SOC_AXI_RRESP_CTRL_GFX3DM0                     2
    #define       bSOC_AXI_RRESP_CTRL_GFX3DM0                  1
    #define   MSK32SOC_AXI_RRESP_CTRL_GFX3DM0                     0x00000004
    #define     BA_SOC_AXI_RRESP_CTRL_GFX3DM1                  0x0108
    #define     B16SOC_AXI_RRESP_CTRL_GFX3DM1                  0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_GFX3DM1                     3
    #define   LSb16SOC_AXI_RRESP_CTRL_GFX3DM1                     3
    #define       bSOC_AXI_RRESP_CTRL_GFX3DM1                  1
    #define   MSK32SOC_AXI_RRESP_CTRL_GFX3DM1                     0x00000008
    #define     BA_SOC_AXI_RRESP_CTRL_NPU                      0x0108
    #define     B16SOC_AXI_RRESP_CTRL_NPU                      0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_NPU                         4
    #define   LSb16SOC_AXI_RRESP_CTRL_NPU                         4
    #define       bSOC_AXI_RRESP_CTRL_NPU                      1
    #define   MSK32SOC_AXI_RRESP_CTRL_NPU                         0x00000010
    #define     BA_SOC_AXI_RRESP_CTRL_IMTEST                   0x0108
    #define     B16SOC_AXI_RRESP_CTRL_IMTEST                   0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_IMTEST                      5
    #define   LSb16SOC_AXI_RRESP_CTRL_IMTEST                      5
    #define       bSOC_AXI_RRESP_CTRL_IMTEST                   1
    #define   MSK32SOC_AXI_RRESP_CTRL_IMTEST                      0x00000020
    #define     BA_SOC_AXI_RRESP_CTRL_DECODER                  0x0108
    #define     B16SOC_AXI_RRESP_CTRL_DECODER                  0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_DECODER                     6
    #define   LSb16SOC_AXI_RRESP_CTRL_DECODER                     6
    #define       bSOC_AXI_RRESP_CTRL_DECODER                  1
    #define   MSK32SOC_AXI_RRESP_CTRL_DECODER                     0x00000040
    #define     BA_SOC_AXI_RRESP_CTRL_ENCODER                  0x0108
    #define     B16SOC_AXI_RRESP_CTRL_ENCODER                  0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_ENCODER                     7
    #define   LSb16SOC_AXI_RRESP_CTRL_ENCODER                     7
    #define       bSOC_AXI_RRESP_CTRL_ENCODER                  1
    #define   MSK32SOC_AXI_RRESP_CTRL_ENCODER                     0x00000080
    #define     BA_SOC_AXI_RRESP_CTRL_OVP                      0x0109
    #define     B16SOC_AXI_RRESP_CTRL_OVP                      0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_OVP                         8
    #define   LSb16SOC_AXI_RRESP_CTRL_OVP                         8
    #define       bSOC_AXI_RRESP_CTRL_OVP                      1
    #define   MSK32SOC_AXI_RRESP_CTRL_OVP                         0x00000100
    #define     BA_SOC_AXI_RRESP_CTRL_ISP                      0x0109
    #define     B16SOC_AXI_RRESP_CTRL_ISP                      0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_ISP                         9
    #define   LSb16SOC_AXI_RRESP_CTRL_ISP                         9
    #define       bSOC_AXI_RRESP_CTRL_ISP                      1
    #define   MSK32SOC_AXI_RRESP_CTRL_ISP                         0x00000200
    #define     BA_SOC_AXI_RRESP_CTRL_GE                       0x0109
    #define     B16SOC_AXI_RRESP_CTRL_GE                       0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_GE                          10
    #define   LSb16SOC_AXI_RRESP_CTRL_GE                          10
    #define       bSOC_AXI_RRESP_CTRL_GE                       1
    #define   MSK32SOC_AXI_RRESP_CTRL_GE                          0x00000400
    #define     BA_SOC_AXI_RRESP_CTRL_EMMC                     0x0109
    #define     B16SOC_AXI_RRESP_CTRL_EMMC                     0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_EMMC                        11
    #define   LSb16SOC_AXI_RRESP_CTRL_EMMC                        11
    #define       bSOC_AXI_RRESP_CTRL_EMMC                     1
    #define   MSK32SOC_AXI_RRESP_CTRL_EMMC                        0x00000800
    #define     BA_SOC_AXI_RRESP_CTRL_SDIO                     0x0109
    #define     B16SOC_AXI_RRESP_CTRL_SDIO                     0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_SDIO                        12
    #define   LSb16SOC_AXI_RRESP_CTRL_SDIO                        12
    #define       bSOC_AXI_RRESP_CTRL_SDIO                     1
    #define   MSK32SOC_AXI_RRESP_CTRL_SDIO                        0x00001000
    #define     BA_SOC_AXI_RRESP_CTRL_USB2                     0x0109
    #define     B16SOC_AXI_RRESP_CTRL_USB2                     0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_USB2                        13
    #define   LSb16SOC_AXI_RRESP_CTRL_USB2                        13
    #define       bSOC_AXI_RRESP_CTRL_USB2                     1
    #define   MSK32SOC_AXI_RRESP_CTRL_USB2                        0x00002000
    #define     BA_SOC_AXI_RRESP_CTRL_USB3                     0x0109
    #define     B16SOC_AXI_RRESP_CTRL_USB3                     0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_USB3                        14
    #define   LSb16SOC_AXI_RRESP_CTRL_USB3                        14
    #define       bSOC_AXI_RRESP_CTRL_USB3                     1
    #define   MSK32SOC_AXI_RRESP_CTRL_USB3                        0x00004000
    #define     BA_SOC_AXI_RRESP_CTRL_PCIE                     0x0109
    #define     B16SOC_AXI_RRESP_CTRL_PCIE                     0x0108
    #define   LSb32SOC_AXI_RRESP_CTRL_PCIE                        15
    #define   LSb16SOC_AXI_RRESP_CTRL_PCIE                        15
    #define       bSOC_AXI_RRESP_CTRL_PCIE                     1
    #define   MSK32SOC_AXI_RRESP_CTRL_PCIE                        0x00008000
    #define     BA_SOC_AXI_RRESP_CTRL_PB                       0x010A
    #define     B16SOC_AXI_RRESP_CTRL_PB                       0x010A
    #define   LSb32SOC_AXI_RRESP_CTRL_PB                          16
    #define   LSb16SOC_AXI_RRESP_CTRL_PB                          0
    #define       bSOC_AXI_RRESP_CTRL_PB                       1
    #define   MSK32SOC_AXI_RRESP_CTRL_PB                          0x00010000
    #define     BA_SOC_AXI_RRESP_CTRL_TSP                      0x010A
    #define     B16SOC_AXI_RRESP_CTRL_TSP                      0x010A
    #define   LSb32SOC_AXI_RRESP_CTRL_TSP                         17
    #define   LSb16SOC_AXI_RRESP_CTRL_TSP                         1
    #define       bSOC_AXI_RRESP_CTRL_TSP                      1
    #define   MSK32SOC_AXI_RRESP_CTRL_TSP                         0x00020000
    #define     BA_SOC_AXI_RRESP_CTRL_BC                       0x010A
    #define     B16SOC_AXI_RRESP_CTRL_BC                       0x010A
    #define   LSb32SOC_AXI_RRESP_CTRL_BC                          18
    #define   LSb16SOC_AXI_RRESP_CTRL_BC                          2
    #define       bSOC_AXI_RRESP_CTRL_BC                       1
    #define   MSK32SOC_AXI_RRESP_CTRL_BC                          0x00040000
    #define     BA_SOC_AXI_RRESP_CTRL_BCMCPU                   0x010A
    #define     B16SOC_AXI_RRESP_CTRL_BCMCPU                   0x010A
    #define   LSb32SOC_AXI_RRESP_CTRL_BCMCPU                      19
    #define   LSb16SOC_AXI_RRESP_CTRL_BCMCPU                      3
    #define       bSOC_AXI_RRESP_CTRL_BCMCPU                   1
    #define   MSK32SOC_AXI_RRESP_CTRL_BCMCPU                      0x00080000
    #define     BA_SOC_AXI_RRESP_CTRL_BCMDMA                   0x010A
    #define     B16SOC_AXI_RRESP_CTRL_BCMDMA                   0x010A
    #define   LSb32SOC_AXI_RRESP_CTRL_BCMDMA                      20
    #define   LSb16SOC_AXI_RRESP_CTRL_BCMDMA                      4
    #define       bSOC_AXI_RRESP_CTRL_BCMDMA                   1
    #define   MSK32SOC_AXI_RRESP_CTRL_BCMDMA                      0x00100000
    #define     BA_SOC_AXI_RRESP_CTRL_BCMDIR                   0x010A
    #define     B16SOC_AXI_RRESP_CTRL_BCMDIR                   0x010A
    #define   LSb32SOC_AXI_RRESP_CTRL_BCMDIR                      21
    #define   LSb16SOC_AXI_RRESP_CTRL_BCMDIR                      5
    #define       bSOC_AXI_RRESP_CTRL_BCMDIR                   1
    #define   MSK32SOC_AXI_RRESP_CTRL_BCMDIR                      0x00200000
    #define     RA_SOC_GFX_QOS_CTRL                            0x010C
    #define     BA_SOC_GFX_QOS_CTRL_wqos_enable                0x010C
    #define     B16SOC_GFX_QOS_CTRL_wqos_enable                0x010C
    #define   LSb32SOC_GFX_QOS_CTRL_wqos_enable                   0
    #define   LSb16SOC_GFX_QOS_CTRL_wqos_enable                   0
    #define       bSOC_GFX_QOS_CTRL_wqos_enable                1
    #define   MSK32SOC_GFX_QOS_CTRL_wqos_enable                   0x00000001
    #define     BA_SOC_GFX_QOS_CTRL_wqos_value0                0x010C
    #define     B16SOC_GFX_QOS_CTRL_wqos_value0                0x010C
    #define   LSb32SOC_GFX_QOS_CTRL_wqos_value0                   1
    #define   LSb16SOC_GFX_QOS_CTRL_wqos_value0                   1
    #define       bSOC_GFX_QOS_CTRL_wqos_value0                4
    #define   MSK32SOC_GFX_QOS_CTRL_wqos_value0                   0x0000001E
    #define     BA_SOC_GFX_QOS_CTRL_wqos_value1                0x010C
    #define     B16SOC_GFX_QOS_CTRL_wqos_value1                0x010C
    #define   LSb32SOC_GFX_QOS_CTRL_wqos_value1                   5
    #define   LSb16SOC_GFX_QOS_CTRL_wqos_value1                   5
    #define       bSOC_GFX_QOS_CTRL_wqos_value1                4
    #define   MSK32SOC_GFX_QOS_CTRL_wqos_value1                   0x000001E0
    #define     BA_SOC_GFX_QOS_CTRL_rqos_enable                0x010D
    #define     B16SOC_GFX_QOS_CTRL_rqos_enable                0x010C
    #define   LSb32SOC_GFX_QOS_CTRL_rqos_enable                   9
    #define   LSb16SOC_GFX_QOS_CTRL_rqos_enable                   9
    #define       bSOC_GFX_QOS_CTRL_rqos_enable                1
    #define   MSK32SOC_GFX_QOS_CTRL_rqos_enable                   0x00000200
    #define     BA_SOC_GFX_QOS_CTRL_rqos_value0                0x010D
    #define     B16SOC_GFX_QOS_CTRL_rqos_value0                0x010C
    #define   LSb32SOC_GFX_QOS_CTRL_rqos_value0                   10
    #define   LSb16SOC_GFX_QOS_CTRL_rqos_value0                   10
    #define       bSOC_GFX_QOS_CTRL_rqos_value0                4
    #define   MSK32SOC_GFX_QOS_CTRL_rqos_value0                   0x00003C00
    #define     BA_SOC_GFX_QOS_CTRL_rqos_value1                0x010D
    #define     B16SOC_GFX_QOS_CTRL_rqos_value1                0x010C
    #define   LSb32SOC_GFX_QOS_CTRL_rqos_value1                   14
    #define   LSb16SOC_GFX_QOS_CTRL_rqos_value1                   14
    #define       bSOC_GFX_QOS_CTRL_rqos_value1                4
    #define   MSK32SOC_GFX_QOS_CTRL_rqos_value1                   0x0003C000
    #define     RA_SOC_OVP_QOS_CTRL                            0x0110
    #define     BA_SOC_OVP_QOS_CTRL_wqos_value                 0x0110
    #define     B16SOC_OVP_QOS_CTRL_wqos_value                 0x0110
    #define   LSb32SOC_OVP_QOS_CTRL_wqos_value                    0
    #define   LSb16SOC_OVP_QOS_CTRL_wqos_value                    0
    #define       bSOC_OVP_QOS_CTRL_wqos_value                 4
    #define   MSK32SOC_OVP_QOS_CTRL_wqos_value                    0x0000000F
    #define     BA_SOC_OVP_QOS_CTRL_rqos_value                 0x0110
    #define     B16SOC_OVP_QOS_CTRL_rqos_value                 0x0110
    #define   LSb32SOC_OVP_QOS_CTRL_rqos_value                    4
    #define   LSb16SOC_OVP_QOS_CTRL_rqos_value                    4
    #define       bSOC_OVP_QOS_CTRL_rqos_value                 4
    #define   MSK32SOC_OVP_QOS_CTRL_rqos_value                    0x000000F0
    #define     RA_SOC_cacheOR                                 0x0114
    #define     RA_SOC_NPU_QOS_CTRL                            0x0134
    #define     BA_SOC_NPU_QOS_CTRL_wqos_enable                0x0134
    #define     B16SOC_NPU_QOS_CTRL_wqos_enable                0x0134
    #define   LSb32SOC_NPU_QOS_CTRL_wqos_enable                   0
    #define   LSb16SOC_NPU_QOS_CTRL_wqos_enable                   0
    #define       bSOC_NPU_QOS_CTRL_wqos_enable                1
    #define   MSK32SOC_NPU_QOS_CTRL_wqos_enable                   0x00000001
    #define     BA_SOC_NPU_QOS_CTRL_wqos_value                 0x0134
    #define     B16SOC_NPU_QOS_CTRL_wqos_value                 0x0134
    #define   LSb32SOC_NPU_QOS_CTRL_wqos_value                    1
    #define   LSb16SOC_NPU_QOS_CTRL_wqos_value                    1
    #define       bSOC_NPU_QOS_CTRL_wqos_value                 4
    #define   MSK32SOC_NPU_QOS_CTRL_wqos_value                    0x0000001E
    #define     BA_SOC_NPU_QOS_CTRL_rqos_enable                0x0134
    #define     B16SOC_NPU_QOS_CTRL_rqos_enable                0x0134
    #define   LSb32SOC_NPU_QOS_CTRL_rqos_enable                   5
    #define   LSb16SOC_NPU_QOS_CTRL_rqos_enable                   5
    #define       bSOC_NPU_QOS_CTRL_rqos_enable                1
    #define   MSK32SOC_NPU_QOS_CTRL_rqos_enable                   0x00000020
    #define     BA_SOC_NPU_QOS_CTRL_rqos_value                 0x0134
    #define     B16SOC_NPU_QOS_CTRL_rqos_value                 0x0134
    #define   LSb32SOC_NPU_QOS_CTRL_rqos_value                    6
    #define   LSb16SOC_NPU_QOS_CTRL_rqos_value                    6
    #define       bSOC_NPU_QOS_CTRL_rqos_value                 4
    #define   MSK32SOC_NPU_QOS_CTRL_rqos_value                    0x000003C0
    #define     RA_SOC_GFX_SZC_User_Sel                        0x0138
    #define     BA_SOC_GFX_SZC_User_Sel_user_sel               0x0138
    #define     B16SOC_GFX_SZC_User_Sel_user_sel               0x0138
    #define   LSb32SOC_GFX_SZC_User_Sel_user_sel                  0
    #define   LSb16SOC_GFX_SZC_User_Sel_user_sel                  0
    #define       bSOC_GFX_SZC_User_Sel_user_sel               2
    #define   MSK32SOC_GFX_SZC_User_Sel_user_sel                  0x00000003
    #define     RA_SOC_Mstgroup                                0x1000
    #define     RA_SOC_protOR                                  0x1200
    #define     RA_SOC_SecureRegionCtrl0                       0x1300
    #define     RA_SOC_SecureRegionCtrl1                       0x1400
    #define     RA_SOC_SecureRegionCtrl2                       0x1500
    #define     RA_SOC_SecureRegionCtrl3                       0x1600
    #define        SocCSApbDec_SOCCS_ROM                       0x0
    #define        SocCSApbDec_SOCCS_ETB                       0x1000
    #define        SocCSApbDec_SOCCS_CTI                       0x2000
    #define        SocCSApbDec_SOCCS_FUN                       0x4000
    #define        SocCSApbDec_CR4_DBG                         0x8000
    #define        SocCSApbDec_SOCCS_RESV                      0x9000
    #define        SocCSApbDec_CPUINT_ROM                      0x400000
    #define        SocCSApbDec_CPU0_DBG                        0x410000
    #define        SocCSApbDec_CPU0_CTI                        0x420000
    #define        SocCSApbDec_CPU0_PMU                        0x430000
    #define        SocCSApbDec_CPU0_ETM                        0x440000
    #define        SocCSApbDec_CPU0_RESV                       0x450000
    #define        SocCSApbDec_CPU1_DBG                        0x510000
    #define        SocCSApbDec_CPU1_CTI                        0x520000
    #define        SocCSApbDec_CPU1_PMU                        0x530000
    #define        SocCSApbDec_CPU1_ETM                        0x540000
    #define        SocCSApbDec_CPU1_RESV                       0x550000
    #define        SocCSApbDec_CPU2_DBG                        0x610000
    #define        SocCSApbDec_CPU2_CTI                        0x620000
    #define        SocCSApbDec_CPU2_PMU                        0x630000
    #define        SocCSApbDec_CPU2_ETM                        0x640000
    #define        SocCSApbDec_CPU2_RESV                       0x650000
    #define        SocCSApbDec_CPU3_DBG                        0x710000
    #define        SocCSApbDec_CPU3_CTI                        0x720000
    #define        SocCSApbDec_CPU3_PMU                        0x730000
    #define        SocCSApbDec_CPU3_ETM                        0x740000
    #define        SocCSApbDec_CPU3_RESV                       0x750000

#endif

