{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477441996128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477441996128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 19:33:15 2016 " "Processing started: Tue Oct 25 19:33:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477441996128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477441996128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_n -c lab_n " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_n -c lab_n" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477441996128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1477441997690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_n.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_n.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_n " "Found entity 1: lab_n" {  } { { "lab_n.bdf" "" { Schematic "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/lab_n.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477441997924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477441997924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477441997986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477441997986 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../../evm0001/Desktop/CS413 Labs/HWLab2/ErikMacIntyre.bdf " "Can't analyze file -- file ../../../../../../evm0001/Desktop/CS413 Labs/HWLab2/ErikMacIntyre.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1477441997986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_n " "Elaborating entity \"lab_n\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477441998096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst\"" {  } { { "lab_n.bdf" "inst" { Schematic "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/lab_n.bdf" { { 104 352 560 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477441998096 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog1.v(10) " "Verilog HDL Case Statement warning at Verilog1.v(10): incomplete case statement has no default case item" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_theResult Verilog1.v(8) " "Verilog HDL Always Construct warning at Verilog1.v(8): inferring latch(es) for variable \"temp_theResult\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[0\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[0\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[1\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[1\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[2\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[2\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[3\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[3\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[4\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[4\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[5\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[5\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[6\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[6\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[7\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[7\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477441998111 "|lab_n|ALU1:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1477441999141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477441999687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477441999687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477442000030 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477442000030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477442000030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477442000030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477442000077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 19:33:20 2016 " "Processing ended: Tue Oct 25 19:33:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477442000077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477442000077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477442000077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477442000077 ""}
