<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Examples</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part111.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part113.htm">Next &gt;</a></p><p class="s13" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark187">&zwnj;</a>Examples<a name="bookmark191">&zwnj;</a></p><p style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The following example shows the shift register configured for 72 bits wide, by 5 stages deep:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><span><img width="663" height="239" alt="image" src="Image_705.jpg"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_706.png"/></span></p><h1 style="text-indent: 0pt;text-align: center;">Figure 50 • 72 Bit, 5 Stage Shift Register Configuration</h1><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The following figure shows the IP diagram for this configuration:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 29pt;text-indent: 0pt;text-align: left;"><span><img width="599" height="199" alt="image" src="Image_707.jpg"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_708.png"/></span></p><h1 style="text-indent: 0pt;text-align: center;">Figure 51 • 72 bit, 5 stage Shift Register I/O</h1><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part111.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part113.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
