Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 26 16:57:53 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_top_timing_summary_routed.rpt -pb clock_top_timing_summary_routed.pb -rpx clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FndController/U_ClkDiv/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_Transmitter/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_Transmitter/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_Transmitter/br_cnt_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_Transmitter/br_cnt_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_Transmitter/br_cnt_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_UART/U_Transmitter/br_cnt_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.221        0.000                      0                  611        0.122        0.000                      0                  611        3.750        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.221        0.000                      0                  611        0.122        0.000                      0                  611        3.750        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.901ns (27.743%)  route 4.951ns (72.257%))
  Logic Levels:           6  (LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.564     5.085    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=15, routed)          1.056     6.619    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/ADDRB2
    SLICE_X10Y12         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.327     6.946 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB/O
                         net (fo=11, routed)          1.015     7.961    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I2_O)        0.376     8.337 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[1]_i_7/O
                         net (fo=1, routed)           0.848     9.185    U_uart_fifo/U_Rx_Fifo/U_RegFile/state[1]_i_7_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.348     9.533 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[1]_i_4/O
                         net (fo=2, routed)           1.217    10.750    U_Btn_mode/state[1]_i_3
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.874 r  U_Btn_mode/state[1]_i_5/O
                         net (fo=1, routed)           0.406    11.280    U_Btn_HourUP/state_reg[1]
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124    11.404 r  U_Btn_HourUP/state[1]_i_3/O
                         net (fo=1, routed)           0.409    11.813    U_Clock_CU/state_reg[1]_2
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.937 r  U_Clock_CU/state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.937    U_Clock_CU/state[1]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.516    14.857    U_Clock_CU/clk
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.077    15.159    U_Clock_CU/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.739ns (26.573%)  route 4.805ns (73.427%))
  Logic Levels:           5  (LUT2=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.564     5.085    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=15, routed)          1.094     6.657    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/ADDRC2
    SLICE_X10Y12         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.330     6.987 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC/O
                         net (fo=9, routed)           0.875     7.862    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[4]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.355     8.217 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24/O
                         net (fo=1, routed)           0.685     8.903    U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.328     9.231 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_13/O
                         net (fo=2, routed)           0.900    10.131    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[1]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.255 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_6/O
                         net (fo=1, routed)           0.670    10.925    U_Clock_CU/state_reg[0]_2
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.049 r  U_Clock_CU/state[3]_i_1/O
                         net (fo=4, routed)           0.580    11.629    U_Clock_CU/state_next
    SLICE_X6Y9           FDCE                                         r  U_Clock_CU/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U_Clock_CU/clk
    SLICE_X6Y9           FDCE                                         r  U_Clock_CU/state_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDCE (Setup_fdce_C_CE)      -0.169    14.912    U_Clock_CU/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 1.739ns (26.775%)  route 4.756ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.564     5.085    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=15, routed)          1.094     6.657    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/ADDRC2
    SLICE_X10Y12         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.330     6.987 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC/O
                         net (fo=9, routed)           0.875     7.862    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[4]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.355     8.217 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24/O
                         net (fo=1, routed)           0.685     8.903    U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.328     9.231 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_13/O
                         net (fo=2, routed)           0.900    10.131    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[1]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.255 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_6/O
                         net (fo=1, routed)           0.670    10.925    U_Clock_CU/state_reg[0]_2
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.049 r  U_Clock_CU/state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.580    U_Clock_CU/state_next
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.516    14.857    U_Clock_CU/clk
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.913    U_Clock_CU/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 1.739ns (26.775%)  route 4.756ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.564     5.085    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=15, routed)          1.094     6.657    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/ADDRC2
    SLICE_X10Y12         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.330     6.987 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC/O
                         net (fo=9, routed)           0.875     7.862    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[4]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.355     8.217 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24/O
                         net (fo=1, routed)           0.685     8.903    U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.328     9.231 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_13/O
                         net (fo=2, routed)           0.900    10.131    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[1]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.255 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_6/O
                         net (fo=1, routed)           0.670    10.925    U_Clock_CU/state_reg[0]_2
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.049 r  U_Clock_CU/state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.580    U_Clock_CU/state_next
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.516    14.857    U_Clock_CU/clk
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.913    U_Clock_CU/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 1.739ns (26.775%)  route 4.756ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.564     5.085    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=15, routed)          1.094     6.657    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/ADDRC2
    SLICE_X10Y12         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.330     6.987 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC/O
                         net (fo=9, routed)           0.875     7.862    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[4]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.355     8.217 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24/O
                         net (fo=1, routed)           0.685     8.903    U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_24_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.328     9.231 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_13/O
                         net (fo=2, routed)           0.900    10.131    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[1]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.255 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_6/O
                         net (fo=1, routed)           0.670    10.925    U_Clock_CU/state_reg[0]_2
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.049 r  U_Clock_CU/state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.580    U_Clock_CU/state_next
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.516    14.857    U_Clock_CU/clk
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.913    U_Clock_CU/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.623ns (24.188%)  route 5.087ns (75.812%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.565     5.086    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y12         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.035     6.599    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRA0
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.321     6.920 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/O
                         net (fo=4, routed)           0.771     7.691    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[6]
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.328     8.019 f  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_12/O
                         net (fo=5, routed)           0.665     8.685    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[7]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[0]_i_12/O
                         net (fo=1, routed)           0.670     9.479    U_uart_fifo/U_Rx_Fifo/U_RegFile/state[0]_i_12_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.603 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[0]_i_8/O
                         net (fo=4, routed)           1.197    10.800    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[1]_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.924 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[0]_i_3/O
                         net (fo=1, routed)           0.748    11.672    U_Clock_CU/state_reg[0]_6
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124    11.796 r  U_Clock_CU/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.796    U_Clock_CU/state[0]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.516    14.857    U_Clock_CU/clk
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.079    15.161    U_Clock_CU/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.623ns (27.188%)  route 4.346ns (72.812%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.565     5.086    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y12         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.035     6.599    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRA0
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.321     6.920 f  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/O
                         net (fo=4, routed)           0.771     7.691    U_uart_fifo/U_Rx_Fifo/U_RegFile/wdata[6]
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.328     8.019 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[3]_i_12/O
                         net (fo=5, routed)           0.834     8.853    U_uart_fifo/U_Rx_Fifo/U_RegFile/rx_data_reg_reg[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  U_uart_fifo/U_Rx_Fifo/U_RegFile/state[2]_i_5/O
                         net (fo=2, routed)           0.965     9.941    U_Btn_mode/state[2]_i_4_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  U_Btn_mode/state[2]_i_6/O
                         net (fo=1, routed)           0.291    10.356    U_Btn_mode/state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124    10.480 r  U_Btn_mode/state[2]_i_4/O
                         net (fo=1, routed)           0.452    10.932    U_Clock_CU/state_reg[2]_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.056 r  U_Clock_CU/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.056    U_Clock_CU/state[2]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.516    14.857    U_Clock_CU/clk
    SLICE_X6Y8           FDCE                                         r  U_Clock_CU/state_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.081    15.163    U_Clock_CU/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 U_Btn_RunStop/q_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.146ns (22.871%)  route 3.865ns (77.129%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.569     5.090    U_Btn_RunStop/clk
    SLICE_X10Y6          FDRE                                         r  U_Btn_RunStop/q_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  U_Btn_RunStop/q_reg_reg[39]/Q
                         net (fo=2, routed)           1.127     6.696    U_Btn_RunStop/q_next[38]
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.296     6.992 f  U_Btn_RunStop/state[3]_i_48/O
                         net (fo=1, routed)           0.689     7.681    U_Btn_RunStop/state[3]_i_48_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.805 f  U_Btn_RunStop/state[3]_i_20/O
                         net (fo=1, routed)           0.953     8.758    U_Btn_RunStop/state[3]_i_20_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I2_O)        0.124     8.882 f  U_Btn_RunStop/state[3]_i_9/O
                         net (fo=10, routed)          0.906     9.788    U_Clock_CU/w_btn_runStop
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.912 r  U_Clock_CU/state[3]_i_2/O
                         net (fo=1, routed)           0.189    10.101    U_Clock_CU/state[3]_i_2_n_0
    SLICE_X6Y9           FDCE                                         r  U_Clock_CU/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U_Clock_CU/clk
    SLICE_X6Y9           FDCE                                         r  U_Clock_CU/state_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)       -0.031    15.050    U_Clock_CU/state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.145ns (23.625%)  route 3.701ns (76.375%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.629     5.150    U_FndController/U_ClkDiv/clk
    SLICE_X2Y17          FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.478     5.628 r  U_FndController/U_ClkDiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.502    U_FndController/U_ClkDiv/counter[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.295     6.797 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=1, routed)           0.796     7.593    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.642     8.359    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.483 r  U_FndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.390     9.873    U_FndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  U_FndController/U_ClkDiv/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.997    U_FndController/U_ClkDiv/counter_0[14]
    SLICE_X2Y18          FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.509    14.850    U_FndController/U_ClkDiv/clk
    SLICE_X2Y18          FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.081    15.170    U_FndController/U_ClkDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.173ns (24.064%)  route 3.701ns (75.936%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.629     5.150    U_FndController/U_ClkDiv/clk
    SLICE_X2Y17          FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.478     5.628 r  U_FndController/U_ClkDiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.502    U_FndController/U_ClkDiv/counter[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.295     6.797 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=1, routed)           0.796     7.593    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.717 r  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.642     8.359    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.483 r  U_FndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.390     9.873    U_FndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.152    10.025 r  U_FndController/U_ClkDiv/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000    10.025    U_FndController/U_ClkDiv/counter_0[16]
    SLICE_X2Y18          FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.509    14.850    U_FndController/U_ClkDiv/clk
    SLICE_X2Y18          FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.118    15.207    U_FndController/U_ClkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_Btn_HourUP/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_HourUP/q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.585     1.468    U_Btn_HourUP/clk
    SLICE_X5Y19          FDRE                                         r  U_Btn_HourUP/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Btn_HourUP/q_reg_reg[10]/Q
                         net (fo=2, routed)           0.056     1.665    U_Btn_HourUP/q_next__0[9]
    SLICE_X5Y19          FDRE                                         r  U_Btn_HourUP/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.854     1.981    U_Btn_HourUP/clk
    SLICE_X5Y19          FDRE                                         r  U_Btn_HourUP/q_reg_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075     1.543    U_Btn_HourUP/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_Btn_MinUP/q_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_MinUP/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.561     1.444    U_Btn_MinUP/clk
    SLICE_X9Y16          FDRE                                         r  U_Btn_MinUP/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_Btn_MinUP/q_reg_reg[11]/Q
                         net (fo=2, routed)           0.087     1.672    U_Btn_MinUP/q_next__1[10]
    SLICE_X8Y16          FDRE                                         r  U_Btn_MinUP/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.829     1.956    U_Btn_MinUP/clk
    SLICE_X8Y16          FDRE                                         r  U_Btn_MinUP/q_reg_reg[10]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.085     1.542    U_Btn_MinUP/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMD32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMS32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMS32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X12Y13         FDCE                                         r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_uart_fifo/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.260     1.869    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD2
    SLICE_X10Y13         RAMS32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X10Y13         RAMS32                                       r  U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.734    U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y21    U_Btn_HourUP/q_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y19    U_Btn_HourUP/q_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y21    U_Btn_HourUP/q_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y21    U_Btn_HourUP/q_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y20    U_Btn_HourUP/q_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y20    U_Btn_HourUP/q_reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y20    U_Btn_HourUP/q_reg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y20    U_Btn_HourUP/q_reg_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y18    U_Btn_HourUP/q_reg_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y13   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y8    U_uart_fifo/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   U_uart_fifo/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD_D1/CLK



