// Seed: 1253720182
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wire id_3
);
  assign module_1.id_15 = 0;
  wire id_5;
  wire id_6;
  ;
  parameter id_7 = 1;
  wire  id_8;
  logic id_9;
  ;
  assign id_9 = 1;
  assign id_0 = id_9;
endmodule
module module_1 #(
    parameter id_0  = 32'd9,
    parameter id_23 = 32'd38
) (
    input wor _id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    output wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input tri id_13,
    input wire id_14,
    output tri id_15
    , _id_23,
    input tri id_16,
    input supply0 id_17,
    input tri id_18,
    input wire id_19,
    output tri0 id_20,
    output wor id_21
);
  string [id_0  .  id_23 : id_23] id_24;
  wire id_25;
  ;
  assign id_24 = "";
  module_0 modCall_1 (
      id_21,
      id_6,
      id_2,
      id_6
  );
endmodule
