Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Mon Sep 22 21:42:14 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 97.10%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -302.548ns
	HWNS: 0.010ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      150.015          655   u_clk/pll_inst.clkc[0]
           clk1:       62.500          149   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk2:       50.000           62   clk_in
           clk3:      312.500           36   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk4:      150.015            1   u_clk/pll_inst.clkc[2]
           clk5:      125.000            0   phy1_rgmii_rx_clk
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -235.146            0.046      0.000            0.326              655                6             no       no
       clk1           local            0.000      8.000                16.000          62.500                23.437          42.668           -0.622     -5.761            0.010      0.000            0.138              149                7             no       no
       clk2           local            0.000     10.000                20.000          50.000                 6.658         150.195           13.342      0.000            0.307      0.000            0.480               62                5             no       no
       clk3           local            0.000      1.600                 3.200         312.500                 2.440         409.836            0.760      0.000            0.230      0.000            0.480               36                1             no       no
       clk4           local            3.333      0.000                 6.666         150.015                10.878          91.929           -2.106    -61.641            3.334      0.000            0.000                1                1             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.762ns
Fmax           :     147.885MHz

Statistics:
Max            : SWNS     -0.096ns, STNS     -0.309ns,         5 Viol Endpoints,      1442 Total Endpoints,      3273 Paths Analyzed
Min            : HWNS      0.046ns, HTNS      0.000ns,         0 Viol Endpoints,      1442 Total Endpoints,      3273 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.096ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.482ns (cell 4.926ns (75%), net 1.556ns (25%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[5]
net (fo=1)                              0.672          6.501          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[21],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[21]_syn_6.a[1]
LUT4                x025y004z2          0.424    f     6.925       1  pin: u2_ram/App_wr_din[21]_syn_6.f[1]
net (fo=1)                              0.884          7.809          net: u2_ram/App_wr_din[21]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[1]
LUT5 (reg)          x023y014z2          0.542    f     8.351       2  net: u2_ram/u2_wrrd/app_wr_din_1d[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.351               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.096               

Slack               : -0.093ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.479ns (cell 4.910ns (75%), net 1.569ns (25%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[2]
net (fo=1)                              0.612          6.441          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[2],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[2]_syn_6.a[1]
LUT4                x023y004z0          0.408    f     6.849       1  pin: u2_ram/App_wr_din[2]_syn_6.f[1]
net (fo=1)                              0.957          7.806          net: u2_ram/App_wr_din[2]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[1]
LUT5 (reg)          x023y016z2          0.542    f     8.348       2  net: u2_ram/u2_wrrd/app_wr_din_1d[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.348               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.093               

Slack               : -0.061ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.447ns (cell 4.926ns (76%), net 1.521ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y045            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[6]
net (fo=1)                              1.053          6.882          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[31],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[28]_syn_6.a[0]
LUT4                x029y045z3          0.424    f     7.306       1  pin: u2_ram/App_wr_din[28]_syn_6.f[0]
net (fo=1)                              0.468          7.774          net: u2_ram/App_wr_din[31]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[0]
LUT5 (reg)          x028y044z2          0.542    f     8.316       2  net: u2_ram/u2_wrrd/app_wr_din_1d[31],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.040ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/App_wr_din[30]_syn_6.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.426ns (cell 4.926ns (76%), net 1.500ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y045            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[4]
net (fo=1)                              0.906          6.735          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[13],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[13]_syn_6.a[1]
LUT4                x029y045z2          0.424    f     7.159       1  pin: u2_ram/App_wr_din[13]_syn_6.f[1]
net (fo=1)                              0.594          7.753          net: u2_ram/App_wr_din[13]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[30]_syn_6.a[0]
LUT5 (reg)          x028y045z2          0.542    f     8.295       2  net: u2_ram/u2_wrrd/app_wr_din_1d[13],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.295               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/App_wr_din[30]_syn_6.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.040               

Slack               : -0.019ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_6d_reg[11]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.405ns (cell 4.926ns (76%), net 1.479ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y045            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[6]
net (fo=1)                              0.885          6.714          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[15],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[14]_syn_6.a[0]
LUT4                x028y045z3          0.424    f     7.138       1  pin: u2_ram/App_wr_din[14]_syn_6.f[0]
net (fo=1)                              0.594          7.732          net: u2_ram/App_wr_din[15]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[11]_syn_4.a[0]
LUT5 (reg)          x026y045z3          0.542    f     8.274       2  net: u2_ram/u2_wrrd/app_wr_din_1d[15],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.274               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[11]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.019               

Slack               : 0.012ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.374ns (cell 4.926ns (77%), net 1.448ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[6]
net (fo=1)                              0.563          6.392          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[6],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[21]_syn_6.a[0]
LUT4                x025y004z2          0.424    f     6.816       1  pin: u2_ram/App_wr_din[21]_syn_6.f[0]
net (fo=1)                              0.885          7.701          net: u2_ram/App_wr_din[6]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[0]
LUT5 (reg)          x023y014z2          0.542    f     8.243       2  net: u2_ram/u2_wrrd/app_wr_din_1d[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.243               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.032ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.354ns (cell 4.910ns (77%), net 1.444ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[3]
net (fo=1)                              0.612          6.441          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[3],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[2]_syn_6.a[0]
LUT4                x023y004z0          0.408    f     6.849       1  pin: u2_ram/App_wr_din[2]_syn_6.f[0]
net (fo=1)                              0.832          7.681          net: u2_ram/App_wr_din[3]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[0]
LUT5 (reg)          x023y016z2          0.542    f     8.223       2  net: u2_ram/u2_wrrd/app_wr_din_1d[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.223               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.032               

Slack               : 0.081ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.305ns (cell 4.926ns (78%), net 1.379ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              0.680          6.509          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[0]_syn_6.a[1]
LUT4                x025y004z3          0.424    f     6.933       1  pin: u2_ram/App_wr_din[0]_syn_6.f[1]
net (fo=1)                              0.699          7.632          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1]
LUT5 (reg)          x025y014z2          0.542    f     8.174       2  net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.174               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.081               

Slack               : 0.081ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.305ns (cell 4.926ns (78%), net 1.379ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y045            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[3]
net (fo=1)                              0.911          6.740          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[28],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[28]_syn_6.a[1]
LUT4                x029y045z3          0.424    f     7.164       1  pin: u2_ram/App_wr_din[28]_syn_6.f[1]
net (fo=1)                              0.468          7.632          net: u2_ram/App_wr_din[28]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.a[1]
LUT5 (reg)          x027y043z2          0.542    f     8.174       2  net: u2_ram/u2_wrrd/app_wr_din_1d[28],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.174               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.081               

Slack               : 0.098ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.288ns (cell 4.926ns (78%), net 1.362ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y045            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[0]
net (fo=1)                              0.906          6.735          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[9],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[13]_syn_6.a[0]
LUT4                x029y045z2          0.424    f     7.159       1  pin: u2_ram/App_wr_din[13]_syn_6.f[0]
net (fo=1)                              0.456          7.615          net: u2_ram/App_wr_din[9]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[0]
LUT5 (reg)          x028y044z3          0.542    f     8.157       2  net: u2_ram/u2_wrrd/app_wr_din_1d[9],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.098               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.046ns
Begin Point         : app_fdma_inst/mux20_syn_263.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_len_reg[4]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_263.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y014z2          0.109    f     1.443          pin: app_fdma_inst/mux20_syn_263.q[0]
net (fo=20)                             0.232          1.675          net: u_four_channel_video_splicer/sdr_init_done_dup_58,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rburst_len_reg[4]_syn_4.sr
reg                 x014y012z3          0.087    r     1.762               
--------------------------------------------------------------------  ---------------
Arrival                                                1.762               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_len_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.046ns
Begin Point         : app_fdma_inst/add2_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wburst_cnt_reg[11]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/add2_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x011y016z2          0.109    f     1.443          pin: app_fdma_inst/add2_syn_98.q[0]
net (fo=23)                             0.248          1.691          net: u_four_channel_video_splicer/sdr_init_done_dup_57,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[11]_syn_4.sr
reg                 x011y018z3          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.054ns
Begin Point         : app_fdma_inst/sub4_syn_116.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux8_syn_133.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.196ns (44%), net 0.240ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/sub4_syn_116.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y015z0          0.109    f     1.443          pin: app_fdma_inst/sub4_syn_116.q[0]
net (fo=14)                             0.240          1.683          net: u_four_channel_video_splicer/sdr_init_done_dup_59,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/mux8_syn_133.sr
reg                 x015y016z2          0.087    r     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux8_syn_133.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : app_fdma_inst/sub4_syn_116.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_wleft_cnt_b5[8]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.196ns (44%), net 0.240ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/sub4_syn_116.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y015z0          0.109    f     1.443          pin: app_fdma_inst/sub4_syn_116.q[0]
net (fo=14)                             0.240          1.683          net: u_four_channel_video_splicer/sdr_init_done_dup_59,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_wleft_cnt_b5[8]_syn_4.sr
reg                 x015y016z3          0.087    r     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_wleft_cnt_b5[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_37.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_wr_addr_reg[11]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_37.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y019z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_37.q[0]
net (fo=24)                             0.256          1.699          net: u_four_channel_video_splicer/sdr_init_done_dup_61,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[11]_syn_3.sr
reg                 x019y019z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : app_fdma_inst/add2_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wburst_cnt_reg[5]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/add2_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x011y016z2          0.109    f     1.443          pin: app_fdma_inst/add2_syn_98.q[0]
net (fo=23)                             0.256          1.699          net: u_four_channel_video_splicer/sdr_init_done_dup_57,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[5]_syn_4.sr
reg                 x012y016z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.089ns
Begin Point         : app_fdma_inst/add2_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_271.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/add2_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x011y016z2          0.109    f     1.443          pin: app_fdma_inst/add2_syn_98.q[0]
net (fo=23)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_57,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/mux20_syn_271.sr
reg                 x011y014z2          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_271.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : app_fdma_inst/add2_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rleft_cnt_reg[10]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/add2_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x011y016z2          0.109    f     1.443          pin: app_fdma_inst/add2_syn_98.q[0]
net (fo=23)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_57,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[10]_syn_4.sr
reg                 x011y015z2          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : app_fdma_inst/add2_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rleft_cnt_reg[12]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/add2_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x011y016z2          0.109    f     1.443          pin: app_fdma_inst/add2_syn_98.q[0]
net (fo=23)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_57,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[12]_syn_4.sr
reg                 x011y015z3          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[12]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : app_fdma_inst/add2_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/add2_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x011y016z2          0.109    f     1.443          pin: app_fdma_inst/add2_syn_98.q[0]
net (fo=23)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_57,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.sr
reg                 x011y014z3          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     9.283ns
Fmax           :     107.724MHz

Statistics:
Max            : SWNS      6.717ns, STNS      0.000ns,         0 Viol Endpoints,       319 Total Endpoints,      1309 Paths Analyzed
Min            : HWNS      0.160ns, HTNS      0.000ns,         0 Viol Endpoints,       319 Total Endpoints,      1309 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.717ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.931ns (cell 5.385ns (60%), net 3.546ns (40%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              2.196          8.025          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x025y048z2          0.431    f     8.456       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.612          9.068          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[1]
LUT3                x026y052z3          0.262    r     9.330       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.f[1]
net (fo=4)                              0.738         10.068          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x026y052z1          0.732    f    10.800       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.800               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  6.717               

Slack               : 7.189ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.459ns (cell 5.195ns (61%), net 3.264ns (39%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              2.196          8.025          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x025y048z2          0.431    f     8.456       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.612          9.068          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[1]
LUT3                x026y052z3          0.262    r     9.330       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.f[1]
net (fo=4)                              0.456          9.786          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[0]
LUT5 (reg)          x027y053z3          0.542    f    10.328       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.328               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  7.189               

Slack               : 7.189ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.459ns (cell 5.195ns (61%), net 3.264ns (39%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              2.196          8.025          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x025y048z2          0.431    f     8.456       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.612          9.068          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[1]
LUT3                x026y052z3          0.262    r     9.330       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.f[1]
net (fo=4)                              0.456          9.786          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1]
LUT5 (reg)          x027y053z3          0.542    f    10.328       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.328               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  7.189               

Slack               : 7.315ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.333ns (cell 4.910ns (58%), net 3.423ns (42%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[3]
net (fo=4)                              2.829          8.658          net: data_888[16],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_15.a[0]
LUT5                x025y060z3          0.424    f     9.082       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_15.f[0]
net (fo=3)                              0.594          9.676          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[0]
LUT4 (reg)          x025y059z1          0.526    f    10.202       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.202               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  7.315               

Slack               : 7.315ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.333ns (cell 4.910ns (58%), net 3.423ns (42%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[3]
net (fo=4)                              2.829          8.658          net: data_888[16],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_15.a[0]
LUT5                x025y060z3          0.424    f     9.082       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_15.f[0]
net (fo=3)                              0.594          9.676          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[1]
LUT4 (reg)          x025y059z1          0.526    f    10.202       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.202               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  7.315               

Slack               : 7.476ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.172ns (cell 4.755ns (58%), net 3.417ns (42%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[3]
net (fo=4)                              2.829          8.658          net: data_888[16],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_15.a[0]
LUT5                x025y060z3          0.424    f     9.082       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_15.f[0]
net (fo=3)                              0.588          9.670          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.d[1]
LUT3 (reg)          x025y060z2          0.371    r    10.041       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.041               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  7.476               

Slack               : 8.078ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.570ns (cell 4.762ns (62%), net 2.808ns (38%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              2.196          8.025          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x025y048z2          0.431    f     8.456       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.612          9.068          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[0]
LUT3 (reg)          x026y052z3          0.371    r     9.439       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.078               

Slack               : 8.515ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.205ns (cell 4.759ns (66%), net 2.446ns (34%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y063            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.689          7.518          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.b[0]
LUT4                x026y058z1          0.333    f     7.851       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.757          8.608          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.c[0]
LUT4 (reg)          x027y056z3          0.466    f     9.074       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.074               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.515               

Slack               : 8.721ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.999ns (cell 4.842ns (69%), net 2.157ns (31%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y063            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.689          7.518          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(443)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.b[0]
LUT4                x026y058z1          0.333    f     7.851       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.468          8.319          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[1]
LUT3 (reg)          x027y056z3          0.549    f     8.868       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.868               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.721               

Slack               : 8.834ns
Begin Point         : uivtc_inst/hcnt_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/O_vtc_vs_reg_syn_18.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.886ns (cell 1.744ns (25%), net 5.142ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/hcnt_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y056z2          0.146    r     2.015          pin: uivtc_inst/hcnt_reg[1]_syn_4.q[1]
net (fo=4)                              0.764          2.779          net: uivtc_inst/hcnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_14.b[1]
LUT4                x029y055z3          0.431    f     3.210       1  pin: uivtc_inst/hcnt_b4[10]_syn_14.f[1]
net (fo=3)                              0.307          3.517          net: uivtc_inst/hcnt_b4[10]_syn_2,  NOFILE(0)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_16.d[1]
LUT2                x027y055z1          0.205    r     3.722       2  pin: uivtc_inst/hcnt_b4[10]_syn_16.f[1]
net (fo=3)                              0.750          4.472          net: uivtc_inst/hcnt_b4[10]_syn_4,  NOFILE(0)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_12.d[1]
LUT4                x027y052z0          0.205    r     4.677       3  pin: uivtc_inst/hcnt_b4[10]_syn_12.f[1]
net (fo=2)                              0.738          5.415          net: uivtc_inst/add0_syn_52,  ../../../../source_code/rtl/uivtc/uivtc.v(73)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.d[1]
LUT5                x027y052z3          0.262    r     5.677       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.f[1]
net (fo=4)                              0.594          6.271          net: uivtc_inst/add0_syn_56,  ../../../../source_code/rtl/uivtc/uivtc.v(73)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[14]_syn_4.a[0]
LUT4                x027y050z1          0.408    f     6.679       5  pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[14]_syn_4.f[0]
net (fo=8)                              1.989          8.668          net: uivtc_inst/vcnt_b1_n,  NOFILE(0)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_18.ce
reg                 x022y042z1          0.087    r     8.755               
--------------------------------------------------------------------  ---------------
Arrival                                                8.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_18.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.834               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.160ns
Begin Point         : u_uitpg_3/g_reg_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y035z3          0.109    f     1.443          pin: u_uitpg_3/g_reg_reg[7]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u_four_channel_video_splicer/u_uidown_sample3/I_vid_data[8],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(17)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.mi[1]
reg                 x023y037z0          0.095    f     1.763          net: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data[8],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.183ns
Begin Point         : u_four_channel_video_splicer/u_uidown_sample1/O_vid_de_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.we (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.591ns (cell 0.109ns (18%), net 0.482ns (82%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/O_vid_de_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidown_sample1/O_vid_de_reg_syn_5.q[0]
net (fo=8)                              0.482          1.925          net: u_four_channel_video_splicer/u_uidbuf_1/W_wren_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(62)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.we
FIFO (reg)          x024y036            0.000    f     1.925               
--------------------------------------------------------------------  ---------------
Arrival                                                1.925               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.183               

Slack               : 0.212ns
Begin Point         : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[5] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.557ns (cell 0.109ns (19%), net 0.448ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y038z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.q[0]
net (fo=1)                              0.448          1.891          net: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data[5],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[5]
FIFO (reg)          x024y036            0.000    f     1.891       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               

Slack               : 0.257ns
Begin Point         : u_uitpg_3/g_reg_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y035z3          0.109    f     1.443          pin: u_uitpg_3/g_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.322          1.765          net: u_four_channel_video_splicer/u_uidown_sample3/I_vid_data[10],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(17)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[7]_syn_4.mi[0]
reg                 x022y036z2          0.095    f     1.860          net: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data[10],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.257               

Slack               : 0.266ns
Begin Point         : u_uitpg_1/b_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_1/b_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y035z1          0.109    f     1.443          pin: u_uitpg_1/b_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.331          1.774          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_data[0],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(17)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.mi[0]
reg                 x023y037z0          0.095    f     1.869          net: u_four_channel_video_splicer/u_uidown_sample1/O_vid_data[0],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.266               

Slack               : 0.275ns
Begin Point         : u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[11]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dia[6] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.620ns (cell 0.109ns (17%), net 0.511ns (83%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y036z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[11]_syn_3.q[0]
net (fo=1)                              0.511          1.954          net: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data[15],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dia[6]
FIFO (reg)          x032y036            0.000    f     1.954       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.954               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.275               

Slack               : 0.307ns
Begin Point         : u_uitpg_1/grid_data_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg_1/b_reg_reg[3]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.576ns (cell 0.204ns (35%), net 0.372ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_1/grid_data_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y036z1          0.109    f     1.443          pin: u_uitpg_1/grid_data_reg[2]_syn_4.q[1]
net (fo=1)                              0.372          1.815          net: u_uitpg_1/grid_data[2],  ../../../../source_code/rtl/uitpg/uitpg_static.v(17)
                                                                      pin: u_uitpg_1/b_reg_reg[3]_syn_4.mi[1]
reg                 x023y035z1          0.095    f     1.910          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_data[0],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                1.910               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_1/b_reg_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.307               

Slack               : 0.310ns
Begin Point         : u_uitpg_1/grid_data_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[12]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.579ns (cell 0.204ns (35%), net 0.375ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_1/grid_data_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y036z1          0.109    f     1.443          pin: u_uitpg_1/grid_data_reg[2]_syn_4.q[0]
net (fo=1)                              0.375          1.818          net: u_four_channel_video_splicer/u_uidown_sample2/I_vid_data[12],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(17)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[12]_syn_3.mi[0]
reg                 x023y035z2          0.095    f     1.913          net: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data[12],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                1.913               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[12]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.310               

Slack               : 0.313ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg_1/v_cnt_reg[2]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.529ns (cell 0.161ns (30%), net 0.368ns (70%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_16.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y038z1          0.109    f     1.443          pin: uivtc_inst/O_vtc_vs_reg_syn_16.q[0]
net (fo=9)                              0.368          1.811          net: u_four_channel_video_splicer/vid_vs4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(31)
                                                                      pin: u_uitpg_1/v_cnt_reg[2]_syn_4.sr
reg                 x021y035z3          0.052    f     1.863               
--------------------------------------------------------------------  ---------------
Arrival                                                1.863               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_1/v_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.025          1.550               
--------------------------------------------------------------------  ---------------
Required                                               1.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.313               

Slack               : 0.313ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg_1/v_cnt_reg[4]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.529ns (cell 0.161ns (30%), net 0.368ns (70%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_16.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y038z1          0.109    f     1.443          pin: uivtc_inst/O_vtc_vs_reg_syn_16.q[0]
net (fo=9)                              0.368          1.811          net: u_four_channel_video_splicer/vid_vs4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(31)
                                                                      pin: u_uitpg_1/v_cnt_reg[4]_syn_4.sr
reg                 x021y035z2          0.052    f     1.863               
--------------------------------------------------------------------  ---------------
Arrival                                                1.863               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_uitpg_1/v_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.025          1.550               
--------------------------------------------------------------------  ---------------
Required                                               1.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.313               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     6.658ns
Fmax           :     150.195MHz

Statistics:
Max            : SWNS     13.342ns, STNS      0.000ns,         0 Viol Endpoints,       159 Total Endpoints,       532 Paths Analyzed
Min            : HWNS      0.307ns, HTNS      0.000ns,         0 Viol Endpoints,       159 Total Endpoints,       532 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 13.342ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[16]_syn_38.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.378ns (cell 1.753ns (27%), net 4.625ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.q[1]
net (fo=73)                             2.617          6.485          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_99,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_26.b[1]
LUT5                x009y049z3          0.431    f     6.916       1  pin: u_uicfg5640/wr_data_b1[18]_syn_26.f[1]
net (fo=1)                              0.757          7.673          net: u_uicfg5640/wr_data_b1[18]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_30.b[0]
LUT4                x011y048z2          0.431    f     8.104       2  pin: u_uicfg5640/wr_data_b1[18]_syn_30.f[0]
net (fo=1)                              0.944          9.048          net: u_uicfg5640/wr_data_b1[18]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_30.b[1]
LUT4                x011y048z2          0.431    f     9.479       3  pin: u_uicfg5640/wr_data_b1[18]_syn_30.f[1]
net (fo=1)                              0.307          9.786          net: u_uicfg5640/wr_data_b1[18]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_38.d[0]
LUT3 (reg)          x012y048z0          0.314    r    10.100       4  net: u_uicfg5640/wr_data[18],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.100               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_38.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.342               

Slack               : 13.522ns
Begin Point         : u_uicfg5640/wr_data_b1[19]_syn_36.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[8]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.198ns (cell 2.269ns (36%), net 3.929ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 51
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_36.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x014y048z2          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[19]_syn_36.q[0]
net (fo=51)                             1.962          5.830          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0]_dup_237,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_37.a[0]
LUT5                x010y046z3          0.424    f     6.254       1  pin: u_uicfg5640/wr_data_b1[17]_syn_37.f[0]
net (fo=1)                              0.603          6.857          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_46.a[0]
LUT4                x013y047z3          0.424    f     7.281       2  pin: u_uicfg5640/wr_data_b1[10]_syn_46.f[0]
net (fo=2)                              0.594          7.875          net: u_uicfg5640/wr_data_b1[8]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_35.b[0]
LUT5                x014y047z0          0.543    f     8.418       3  pin: u_uicfg5640/wr_data_b1[8]_syn_35.fx[0]
net (fo=2)                              0.770          9.188          net: u_uicfg5640/wr_data_b1[8]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[8]_syn_4.a[1]
LUT5 (reg)          x015y046z1          0.732    f     9.920       4  net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.920               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[8]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.522               

Slack               : 13.568ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.152ns (cell 1.891ns (30%), net 4.261ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.q[1]
net (fo=73)                             2.617          6.485          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_99,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_26.b[0]
LUT5                x009y049z3          0.431    f     6.916       1  pin: u_uicfg5640/wr_data_b1[18]_syn_26.f[0]
net (fo=1)                              0.594          7.510          net: u_uicfg5640/ui5640reg_inst/sel0_syn_431[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_63.a[0]
LUT4                x010y049z3          0.424    f     7.934       2  pin: u_uicfg5640/wr_data_b1[26]_syn_63.f[0]
net (fo=1)                              0.456          8.390          net: u_uicfg5640/wr_data_b1[29]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_44.c[1]
LUT5                x011y050z3          0.348    f     8.738       3  pin: u_uicfg5640/wr_data_b1[29]_syn_44.f[1]
net (fo=1)                              0.594          9.332          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.a[0]
LUT5 (reg)          x013y050z3          0.542    f     9.874       4  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.874               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.568               

Slack               : 14.106ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[24]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.642ns (cell 2.081ns (36%), net 3.561ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT5=4 )
Max Fanout          : 95
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=95)                             2.330          6.198          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_48.c[0]
LUT5                x013y055z2          0.348    f     6.546       1  pin: u_uicfg5640/wr_data_b1[24]_syn_48.f[0]
net (fo=1)                              0.456          7.002          net: u_uicfg5640/wr_data_b1[24]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_45.b[1]
LUT5                x014y053z3          0.431    f     7.433       2  pin: u_uicfg5640/wr_data_b1[24]_syn_45.f[1]
net (fo=1)                              0.468          7.901          net: u_uicfg5640/wr_data_b1[24]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_56.a[1]
LUT5                x015y052z2          0.424    f     8.325       3  pin: u_uicfg5640/wr_data_b1[24]_syn_56.f[1]
net (fo=2)                              0.307          8.632          net: u_uicfg5640/wr_data_b1[24]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[24]_syn_4.a[1]
LUT5 (reg)          x015y051z1          0.732    f     9.364       4  net: u_uicfg5640/wr_data[24],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[24]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 14.106               

Slack               : 14.129ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.591ns (cell 1.794ns (32%), net 3.797ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT3=1  LUT2=1 )
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.q[1]
net (fo=73)                             1.865          5.733          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_99,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_39.b[0]
LUT5                x010y052z2          0.431    f     6.164       1  pin: u_uicfg5640/wr_data_b1[25]_syn_39.f[0]
net (fo=1)                              0.738          6.902          net: u_uicfg5640/wr_data_b1[27]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[1]
LUT3                x011y053z2          0.424    f     7.326       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[1]
net (fo=1)                              0.738          8.064          net: u_uicfg5640/wr_data_b1[27]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_46.c[1]
LUT2                x012y052z0          0.251    r     8.315       3  pin: u_uicfg5640/wr_data_b1[27]_syn_46.f[1]
net (fo=1)                              0.456          8.771          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.a[1]
LUT5 (reg)          x013y050z3          0.542    f     9.313       4  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.129               

Slack               : 14.202ns
Begin Point         : u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_6.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[11]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.518ns (cell 2.182ns (39%), net 3.336ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT3=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_6.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x017y047z2          0.146    r     3.868          pin: u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_6.q[0]
net (fo=10)                             0.999          4.867          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_30.d[1]
LUT3                x015y045z3          0.262    r     5.129       1  pin: u_uicfg5640/wr_data_b1[11]_syn_30.f[1]
net (fo=10)                             1.162          6.291          net: u_uicfg5640/wr_data_b1[11]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_28.a[1]
LUT5                x018y050z0          0.618    f     6.909       2  pin: u_uicfg5640/wr_data_b1[11]_syn_28.fx[0]
net (fo=2)                              0.719          7.628          net: u_uicfg5640/wr_data_b1[11]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_26.a[1]
LUT5                x015y048z3          0.424    f     8.052       3  pin: u_uicfg5640/wr_data_b1[11]_syn_26.f[1]
net (fo=2)                              0.456          8.508          net: u_uicfg5640/wr_data_b1[11]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[11]_syn_4.a[1]
LUT5 (reg)          x014y047z1          0.732    f     9.240       4  net: u_uicfg5640/wr_data[11],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.240               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[11]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.202               

Slack               : 14.234ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[10]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.486ns (cell 1.643ns (29%), net 3.843ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 95
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[0]
net (fo=95)                             2.612          6.480          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_24.d[0]
LUT5                x009y049z2          0.262    r     6.742       1  pin: u_uicfg5640/wr_data_b1[18]_syn_24.f[0]
net (fo=2)                              0.307          7.049          net: u_uicfg5640/wr_data_b1[10]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_40.d[1]
LUT5                x009y048z2          0.262    r     7.311       2  pin: u_uicfg5640/wr_data_b1[10]_syn_40.f[1]
net (fo=1)                              0.615          7.926          net: u_uicfg5640/wr_data_b1[10]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_46.b[1]
LUT4                x013y047z3          0.431    f     8.357       3  pin: u_uicfg5640/wr_data_b1[10]_syn_46.f[1]
net (fo=1)                              0.309          8.666          net: u_uicfg5640/wr_data_b1[10]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[10]_syn_4.a[1]
LUT4 (reg)          x014y047z2          0.542    f     9.208       4  net: u_uicfg5640/wr_data[10],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[10]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.234               

Slack               : 14.259ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[16]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.489ns (cell 1.841ns (33%), net 3.648ns (67%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.q[1]
net (fo=73)                             1.099          4.967          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_99,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_44.d[1]
LUT4                x012y051z1          0.205    r     5.172       1  pin: u_uicfg5640/wr_data_b1[8]_syn_44.f[1]
net (fo=6)                              0.746          5.918          net: u_uicfg5640/wr_data_b1[8]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_24.d[1]
LUT5                x013y052z2          0.262    r     6.180       2  pin: u_uicfg5640/wr_data_b1[21]_syn_24.f[1]
net (fo=3)                              0.603          6.783          net: u_uicfg5640/wr_data_b1[21]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_34.d[1]
LUT2                x015y051z2          0.262    r     7.045       3  pin: u_uicfg5640/wr_data_b1[16]_syn_34.f[1]
net (fo=4)                              0.606          7.651          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_36.a[0]
LUT5                x014y048z2          0.424    f     8.075       4  pin: u_uicfg5640/wr_data_b1[19]_syn_36.f[0]
net (fo=1)                              0.594          8.669          net: u_uicfg5640/wr_data_b1[16]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[16]_syn_4.a[1]
LUT4 (reg)          x015y048z2          0.542    f     9.211       5  net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.211               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[16]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 14.259               

Slack               : 14.317ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[28]_syn_50.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.431ns (cell 1.959ns (36%), net 3.472ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 95
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=95)                             2.052          5.920          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_28.c[1]
LUT5                x014y054z0          0.448    r     6.368       1  pin: u_uicfg5640/wr_data_b1[20]_syn_28.fx[0]
net (fo=1)                              0.358          6.726          net: u_uicfg5640/wr_data_b1[20]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_31.b[1]
LUT5                x014y053z2          0.431    f     7.157       2  pin: u_uicfg5640/wr_data_b1[20]_syn_31.f[1]
net (fo=1)                              0.459          7.616          net: u_uicfg5640/ui5640reg_inst/sel0_syn_200[12],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_41.a[0]
LUT4                x015y052z0          0.408    f     8.024       3  pin: u_uicfg5640/wr_data_b1[20]_syn_41.f[0]
net (fo=1)                              0.603          8.627          net: u_uicfg5640/wr_data_b1[20]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_50.a[0]
LUT4 (reg)          x015y051z0          0.526    f     9.153       4  net: u_uicfg5640/wr_data[20],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.153               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_50.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 14.317               

Slack               : 14.321ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[9]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.399ns (cell 1.966ns (36%), net 3.433ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT3=1 )
Max Fanout          : 95
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[0]
net (fo=95)                             1.748          5.616          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_19.d[1]
LUT5                x010y052z0          0.402    r     6.018       1  pin: u_uicfg5640/wr_data_b1[9]_syn_19.fx[0]
net (fo=2)                              0.770          6.788          net: u_uicfg5640/wr_data_b1[9]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.d[0]
LUT3                x011y053z2          0.262    r     7.050       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=1)                              0.456          7.506          net: u_uicfg5640/wr_data_b1[9]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_21.a[1]
LUT5                x012y051z2          0.424    f     7.930       3  pin: u_uicfg5640/wr_data_b1[9]_syn_21.f[1]
net (fo=2)                              0.459          8.389          net: u_uicfg5640/wr_data_b1[9]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[9]_syn_4.a[1]
LUT5 (reg)          x014y050z0          0.732    f     9.121       4  net: u_uicfg5640/wr_data[9],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.121               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[9]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.321               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.307ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[2]_syn_12.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.483ns (cell 0.350ns (72%), net 0.133ns (28%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 95
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z0          0.109    f     3.049          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=95)                             0.133          3.182          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.c[0]
LUT4 (reg)          x015y049z1          0.241    f     3.423       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                3.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.307               

Slack               : 0.371ns
Begin Point         : u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_6.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_7.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.547ns (cell 0.430ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_6.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x017y047z2          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_6.q[0]
net (fo=10)                             0.117          3.166          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_7.c[0]
LUT3 (reg)          x017y047z3          0.321    r     3.487       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_21,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                3.487               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/sda_r_b[0]_syn_7.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               

Slack               : 0.381ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.442ns (cell 0.325ns (73%), net 0.117ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y045z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.117          3.166          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0]
LUT2 (reg)          x021y045z0          0.216    f     3.382       1  net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.382               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.381               

Slack               : 0.432ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.638ns (cell 0.196ns (30%), net 0.442ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y044z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=62)                             0.442          3.491          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.ce
reg                 x021y044z0          0.087    r     3.578               
--------------------------------------------------------------------  ---------------
Arrival                                                3.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.432               

Slack               : 0.447ns
Begin Point         : u_uicfg5640/rst_cnt_reg[7]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y044z1          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.q[0]
net (fo=4)                              0.225          3.274          net: u_uicfg5640/rst_cnt[4],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.b[0]
LUT4 (reg)          x021y044z0          0.319    r     3.593       1  net: u_uicfg5640/rst_cnt[6],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.447               

Slack               : 0.447ns
Begin Point         : u_uicfg5640/rst_cnt_reg[7]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.b[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y044z1          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.q[0]
net (fo=4)                              0.225          3.274          net: u_uicfg5640/rst_cnt[4],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.b[1]
LUT3 (reg)          x021y044z0          0.319    r     3.593       1  net: u_uicfg5640/rst_cnt[5],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.447               

Slack               : 0.449ns
Begin Point         : u_uicfg5640/uii2c_inst/mux34_syn_119.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/iic_en_reg_syn_10.c[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.508ns (81%), net 0.117ns (19%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/mux34_syn_119.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/mux34_syn_119.q[0]
net (fo=5)                              0.117          3.166          net: u_uicfg5640/TS_S_reg_syn_1[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
                                                                      pin: u_uicfg5640/iic_en_reg_syn_10.c[1]
LUT5 (reg)          x020y047z1          0.399    f     3.565       1  net: u_uicfg5640/iic_en,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/iic_en_reg_syn_10.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               

Slack               : 0.466ns
Begin Point         : u_uicfg5640/uii2c_inst/sda_r_b[7]_syn_5.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[21]_syn_32.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.656ns (cell 0.325ns (49%), net 0.331ns (51%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/sda_r_b[7]_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x017y047z0          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/sda_r_b[7]_syn_5.q[0]
net (fo=24)                             0.331          3.380          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_32.d[0]
LUT4 (reg)          x017y050z0          0.216    f     3.596       1  net: u_uicfg5640/wr_data[21],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_32.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.466               

Slack               : 0.508ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/mux34_syn_117.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.714ns (cell 0.350ns (49%), net 0.364ns (51%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 62
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y044z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=62)                             0.364          3.413          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/uii2c_inst/mux34_syn_117.c[0]
LUT2 (reg)          x019y046z1          0.241    f     3.654       1  net: u_uicfg5640/TS_S_reg_syn_1[3],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
--------------------------------------------------------------------  ---------------
Arrival                                                3.654               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/mux34_syn_117.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.508               

Slack               : 0.533ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.709ns (cell 0.378ns (53%), net 0.331ns (47%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x022y040z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[0]
net (fo=6)                              0.331          3.380          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[0]
LUT3 (reg)          x022y040z2          0.269    f     3.649       1  net: u_uicfg5640/uii2c_inst/clkdiv[2],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.649               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.533               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.440ns
Fmax           :     409.836MHz

Statistics:
Max            : SWNS      0.760ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.230ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.760ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.089ns (cell 0.232ns (11%), net 1.857ns (89%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.857          3.872          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr
reg                 x035y038z2          0.086    r     3.958               
--------------------------------------------------------------------  ---------------
Arrival                                                3.958               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          4.694               
clock uncertainty                      -0.100          4.594               
clock pessimism                         0.124          4.718               
--------------------------------------------------------------------  ---------------
Required                                               4.718               
--------------------------------------------------------------------  ---------------
Slack                                                  0.760               

Slack               : 0.892ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.028ns (cell 0.460ns (22%), net 1.568ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.568          3.583          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x033y039z0          0.314    r     3.897       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  0.892               

Slack               : 0.892ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.028ns (cell 0.460ns (22%), net 1.568ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.568          3.583          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x033y039z0          0.314    r     3.897       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  0.892               

Slack               : 0.892ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.028ns (cell 0.460ns (22%), net 1.568ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.568          3.583          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x033y039z1          0.314    r     3.897       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  0.892               

Slack               : 0.892ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.028ns (cell 0.460ns (22%), net 1.568ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.568          3.583          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x033y039z1          0.314    r     3.897       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  0.892               

Slack               : 0.969ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.691ns (cell 0.146ns (8%), net 1.545ns (92%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y025z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.545          3.560          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_N_syn_1.do[1]
PAD (reg)           x040y005            0.000    f     3.560          net: HDMI_D1_NHDMI_D1_N,  ../../../../source_code/rtl/UDP_Example_Top.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                3.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  0.969               

Slack               : 1.132ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D2_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.528ns (cell 0.146ns (9%), net 1.382ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.382          3.397          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_N_syn_1.do[1]
PAD (reg)           x040y002            0.000    f     3.397          net: HDMI_D2_NHDMI_D2_N,  ../../../../source_code/rtl/UDP_Example_Top.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                3.397               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  1.132               

Slack               : 1.195ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D0_N_syn_1.do[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.465ns (cell 0.146ns (9%), net 1.319ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[0]
net (fo=2)                              1.319          3.334          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_N_syn_1.do[0]
PAD (reg)           x040y008            0.000    f     3.334          net: HDMI_D0_NHDMI_D0_N,  ../../../../source_code/rtl/UDP_Example_Top.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                3.334               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  1.195               

Slack               : 1.226ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.694ns (cell 0.289ns (17%), net 1.405ns (83%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.405          3.420          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0]
reg                 x035y039z3          0.143    r     3.563          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.563               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.226               

Slack               : 1.229ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.691ns (cell 0.460ns (27%), net 1.231ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.231          3.246          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x034y041z0          0.314    r     3.560       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.229               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.230ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y039z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x035y038z2          0.095    f     1.754          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.305ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y039z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.370          1.813          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x035y033z2          0.095    f     1.908          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.305               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y026z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x037y024z0          0.095    f     1.869          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y026z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.331          1.774          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x037y024z0          0.095    f     1.869          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.365ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y041z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.q[0]
net (fo=1)                              0.111          1.554          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0]
LUT3 (reg)          x031y041z3          0.321    r     1.875       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               

Slack               : 0.368ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y034z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.370          1.813          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x037y031z1          0.095    f     1.908          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.398ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.355          1.798          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.sr
reg                 x031y045z0          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.088          1.487               
--------------------------------------------------------------------  ---------------
Required                                               1.487               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.405ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y044z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.407          1.850          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1]
reg                 x030y044z1          0.095    f     1.945          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.405               

Slack               : 0.420ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.626ns (cell 0.378ns (60%), net 0.248ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.248          1.691          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0]
LUT3 (reg)          x031y044z3          0.269    f     1.960       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.960               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.420               

Slack               : 0.420ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.626ns (cell 0.378ns (60%), net 0.248ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.248          1.691          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1]
LUT3 (reg)          x031y044z3          0.269    f     1.960       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.960               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.420               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     23.437ns
Fmax           :     42.668MHz

Statistics:
Max            : SWNS     -0.622ns, STNS     -5.761ns,        25 Viol Endpoints,        38 Total Endpoints,        38 Paths Analyzed
Min            : HWNS      0.010ns, HTNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,        38 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.622ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[13]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.723ns (cell 0.495ns (28%), net 1.228ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.658         50.167          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[13]_syn_3.ce
reg                 x025y035z3          0.087    r    50.254               
--------------------------------------------------------------------  ---------------
Arrival                                               50.254               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[13]_syn_3.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.622               

Slack               : -0.508ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[11]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.609ns (cell 0.495ns (30%), net 1.114ns (70%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.544         50.053          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[11]_syn_3.ce
reg                 x025y036z0          0.087    r    50.140               
--------------------------------------------------------------------  ---------------
Arrival                                               50.140               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[11]_syn_3.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.508               

Slack               : -0.451ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.418ns (cell 0.146ns (10%), net 1.272ns (90%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y064z2          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.q[1]
net (fo=4)                              1.272         49.949          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x024y036            0.000    f    49.949               
--------------------------------------------------------------------  ---------------
Arrival                                               49.949               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.451               

Slack               : -0.451ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.552ns (cell 0.495ns (31%), net 1.057ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.487         49.996          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.ce
reg                 x023y038z0          0.087    r    50.083               
--------------------------------------------------------------------  ---------------
Arrival                                               50.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.451               

Slack               : -0.437ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[12]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.538ns (cell 0.495ns (32%), net 1.043ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.473         49.982          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[12]_syn_3.ce
reg                 x023y035z2          0.087    r    50.069               
--------------------------------------------------------------------  ---------------
Arrival                                               50.069               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample2/O_vid_data_reg[12]_syn_3.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.437               

Slack               : -0.437ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[6]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.538ns (cell 0.495ns (32%), net 1.043ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.473         49.982          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[6]_syn_4.ce
reg                 x022y036z3          0.087    r    50.069               
--------------------------------------------------------------------  ---------------
Arrival                                               50.069               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[6]_syn_4.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.437               

Slack               : -0.437ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[7]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.538ns (cell 0.495ns (32%), net 1.043ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.473         49.982          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[7]_syn_4.ce
reg                 x022y036z2          0.087    r    50.069               
--------------------------------------------------------------------  ---------------
Arrival                                               50.069               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[7]_syn_4.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.437               

Slack               : -0.356ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.323ns (cell 0.146ns (11%), net 1.177ns (89%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z3          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[0]
net (fo=6)                              1.177         49.854          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y063            0.000    f    49.854               
--------------------------------------------------------------------  ---------------
Arrival                                               49.854               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.356               

Slack               : -0.295ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.396ns (cell 0.495ns (35%), net 0.901ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.331         49.840          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.ce
reg                 x023y037z0          0.087    r    49.927               
--------------------------------------------------------------------  ---------------
Arrival                                               49.927               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.295               

Slack               : -0.295ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_47.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.396ns (cell 0.495ns (35%), net 0.901ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_47.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z0          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_47.q[1]
net (fo=36)                             0.570         49.247          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/g_reg_reg[7]_syn_4.d[1]
LUT5                x023y035z3          0.262    r    49.509       1  pin: u_uitpg_3/g_reg_reg[7]_syn_4.f[1]
net (fo=8)                              0.331         49.840          net: u_four_channel_video_splicer/u_uidown_sample1/sample_en,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_3.ce
reg                 x023y037z1          0.087    r    49.927               
--------------------------------------------------------------------  ---------------
Arrival                                               49.927               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.045          1.681          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_3.clk
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.565               
clock uncertainty                      -0.100         49.465               
clock pessimism                         0.167         49.632               
--------------------------------------------------------------------  ---------------
Required                                              49.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.295               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.010ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.375ns (cell 0.109ns (29%), net 0.266ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y008z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[1]
net (fo=2)                              0.266          1.709          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x024y000            0.000    f     1.709               
--------------------------------------------------------------------  ---------------
Arrival                                                1.709               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               

Slack               : 0.076ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.248          1.691          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.sr
reg                 x023y037z0          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[8]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.076               

Slack               : 0.076ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.248          1.691          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_3.sr
reg                 x023y037z1          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.076               

Slack               : 0.103ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[0]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[0]_syn_4.sr
reg                 x020y037z1          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.103ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[5]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[5]_syn_4.sr
reg                 x020y037z0          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.151ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.109ns (21%), net 0.407ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z2          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.q[1]
net (fo=2)                              0.407          1.850          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x024y045            0.000    f     1.850               
--------------------------------------------------------------------  ---------------
Arrival                                                1.850               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.192ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.560ns (cell 0.196ns (34%), net 0.364ns (66%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.364          1.807          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.sr
reg                 x023y038z0          0.087    r     1.894               
--------------------------------------------------------------------  ---------------
Arrival                                                1.894               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.192               

Slack               : 0.201ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.109ns (19%), net 0.457ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[0]
net (fo=6)                              0.457          1.900          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x024y063            0.000    f     1.900               
--------------------------------------------------------------------  ---------------
Arrival                                                1.900               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.220ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[6]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.588ns (cell 0.196ns (33%), net 0.392ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.392          1.835          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[6]_syn_4.sr
reg                 x019y037z0          0.087    r     1.922               
--------------------------------------------------------------------  ---------------
Arrival                                                1.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/col_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.220               

Slack               : 0.220ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_33.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample1/row_cnt_reg[0]_syn_7.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.588ns (cell 0.196ns (33%), net 0.392ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y037z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_33.q[1]
net (fo=21)                             0.392          1.835          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/row_cnt_reg[0]_syn_7.sr
reg                 x021y038z0          0.087    r     1.922               
--------------------------------------------------------------------  ---------------
Arrival                                                1.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.130          1.467          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample1/row_cnt_reg[0]_syn_7.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.220               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.681ns
Fmax           :     594.884MHz

Statistics:
Max            : SWNS      1.519ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.519ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.444ns (cell 0.695ns (48%), net 0.749ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.749          2.764          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x033y042z3          0.549    f     3.313       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.519               

Slack               : 1.583ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.380ns (cell 0.695ns (50%), net 0.685ns (50%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y045z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.685          2.700          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x030y044z3          0.549    f     3.249       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.249               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.583               

Slack               : 1.584ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.379ns (cell 0.695ns (50%), net 0.684ns (50%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.q[1]
net (fo=1)                              0.684          2.699          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x030y044z3          0.549    f     3.248       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.584               

Slack               : 1.617ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.346ns (cell 0.597ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.q[1]
net (fo=1)                              0.749          2.764          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x034y041z0          0.451    f     3.215       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.215               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.617               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y042z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x031y041z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y042z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x031y041z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.727ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.236ns (cell 0.695ns (56%), net 0.541ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.541          2.556          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x031y041z3          0.549    f     3.105       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.727               

Slack               : 1.727ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.236ns (cell 0.695ns (56%), net 0.541ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.541          2.556          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x031y041z3          0.549    f     3.105       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.727               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x033y039z1          0.451    f     3.068       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y045z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x033y043z1          0.451    f     3.068       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y047z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x031y048z1          0.095    f     1.763          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : u2_ram/App_wr_din[27]_syn_6.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u2_ram/App_wr_din[27]_syn_6.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y044z1          0.109    f     1.443          pin: u2_ram/App_wr_din[27]_syn_6.q[0]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x030y044z2          0.095    f     1.763          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y047z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.322          1.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x030y046z0          0.095    f     1.860          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y046z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.322          1.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x031y045z0          0.095    f     1.860          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : uivtc_inst/mux3_syn_36.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/mux3_syn_36.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y048z2          0.109    f     1.443          pin: uivtc_inst/mux3_syn_36.q[0]
net (fo=1)                              0.332          1.775          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x030y046z0          0.095    f     1.870          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.435ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y044z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.407          1.850          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x030y044z2          0.095    f     1.945          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x033y043z0          0.319    r     1.978       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x033y039z0          0.319    r     1.978       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x033y039z0          0.319    r     1.978       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y047z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x031y045z1          0.319    r     1.987       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     11.006ns
Fmax           :     90.860MHz

Statistics:
Max            : SWNS     -0.866ns, STNS     -3.413ns,         6 Viol Endpoints,        10 Total Endpoints,         5 Paths Analyzed
Min            : HWNS      0.350ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,         5 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.866ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u1_init_ref/init_done_reg_syn_33.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.959ns (cell 1.307ns (66%), net 0.652ns (34%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=4)                              0.652         35.171          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.b[0]
LUT5 (reg)          x022y037z1          0.657    f    35.828       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                               35.828               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.866               

Slack               : -0.734ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.827ns (cell 1.199ns (65%), net 0.628ns (35%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y063            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.628         35.147          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0]
LUT5 (reg)          x023y064z2          0.549    f    35.696       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               35.696               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.734               

Slack               : -0.673ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.766ns (cell 1.307ns (74%), net 0.459ns (26%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.459         34.978          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0]
LUT5 (reg)          x023y007z1          0.657    f    35.635       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_4,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(39)
--------------------------------------------------------------------  ---------------
Arrival                                               35.635               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.673               

Slack               : -0.540ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.633ns (cell 1.307ns (80%), net 0.326ns (20%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.326         34.845          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0]
LUT5 (reg)          x023y001z1          0.657    f    35.502       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_1,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(18)
--------------------------------------------------------------------  ---------------
Arrival                                               35.502               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.540               

Slack               : -0.415ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/App_wr_din[22]_syn_6.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.508ns (cell 1.199ns (79%), net 0.309ns (21%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=1)                              0.309         34.828          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/App_wr_din[22]_syn_6.b[0]
LUT5 (reg)          x023y004z2          0.549    f    35.377       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_2,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(25)
--------------------------------------------------------------------  ---------------
Arrival                                               35.377               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/App_wr_din[22]_syn_6.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.415               

Slack               : -0.185ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_5.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.278ns (cell 0.289ns (22%), net 0.989ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_16.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y038z1          0.146    r    34.015          pin: uivtc_inst/O_vtc_vs_reg_syn_16.q[0]
net (fo=9)                              0.989         35.004          net: u_four_channel_video_splicer/vid_vs4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(31)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_5.mi[1]
reg                 x020y032z1          0.143    r    35.147          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               35.147               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.185               

Slack               : 0.040ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.053ns (cell 0.289ns (27%), net 0.764ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.146    r    34.015          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.764         34.779          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x020y031z3          0.143    r    34.922          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.040               

Slack               : 0.040ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.053ns (cell 0.289ns (27%), net 0.764ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.146    r    34.015          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.764         34.779          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0]
reg                 x021y030z3          0.143    r    34.922          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.040               

Slack               : 0.316ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.777ns (cell 0.289ns (37%), net 0.488ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.146    r    34.015          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.488         34.503          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1]
reg                 x021y032z2          0.143    r    34.646          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.646               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.316               

Slack               : 0.331ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            2.276          1.869          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.146    r    34.015          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.473         34.488          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[0]
reg                 x020y031z3          0.143    r    34.631          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.331               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.350ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.322          1.765          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[0]
reg                 x020y031z3          0.095    f     1.860          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.332          1.775          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1]
reg                 x021y032z2          0.095    f     1.870          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.550ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.726ns (cell 0.204ns (28%), net 0.522ns (72%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.522          1.965          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x020y031z3          0.095    f     2.060          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                2.060               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.550               

Slack               : 0.550ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.726ns (cell 0.204ns (28%), net 0.522ns (72%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_MS_b1[0]_syn_15.q[0]
net (fo=5)                              0.522          1.965          net: u_four_channel_video_splicer/u_uidown_sample1/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0]
reg                 x021y030z3          0.095    f     2.060          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                2.060               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.550               

Slack               : 0.721ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_5.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.204ns (22%), net 0.693ns (78%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_16.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y038z1          0.109    f     1.443          pin: uivtc_inst/O_vtc_vs_reg_syn_16.q[0]
net (fo=9)                              0.693          2.136          net: u_four_channel_video_splicer/vid_vs4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(31)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_5.mi[1]
reg                 x020y032z1          0.095    f     2.231          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                2.231               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.721               

Slack               : 0.957ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/App_wr_din[22]_syn_6.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.133ns (cell 0.925ns (81%), net 0.208ns (19%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=1)                              0.208          2.062          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/App_wr_din[22]_syn_6.b[0]
LUT5 (reg)          x023y004z2          0.405    r     2.467       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_2,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(25)
--------------------------------------------------------------------  ---------------
Arrival                                                2.467               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/App_wr_din[22]_syn_6.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.957               

Slack               : 1.027ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.203ns (cell 0.987ns (82%), net 0.216ns (18%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.216          2.070          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0]
LUT5 (reg)          x023y001z1          0.467    r     2.537       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_1,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(18)
--------------------------------------------------------------------  ---------------
Arrival                                                2.537               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.027               

Slack               : 1.134ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.310ns (cell 0.987ns (75%), net 0.323ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.323          2.177          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0]
LUT5 (reg)          x023y007z1          0.467    r     2.644       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_4,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(39)
--------------------------------------------------------------------  ---------------
Arrival                                                2.644               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.134               

Slack               : 1.196ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.372ns (cell 0.925ns (67%), net 0.447ns (33%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y063            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.447          2.301          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0]
LUT5 (reg)          x023y064z2          0.405    r     2.706       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                2.706               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.196               

Slack               : 1.275ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u1_init_ref/init_done_reg_syn_33.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.451ns (cell 0.987ns (68%), net 0.464ns (32%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y055z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=150)                            1.938          1.334          net: u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(60)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=4)                              0.464          2.318          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.b[0]
LUT5 (reg)          x022y037z1          0.467    r     2.785       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                                2.785               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_33.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.275               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.878ns
Fmax           :     91.929MHz

Statistics:
Max            : SWNS     -2.106ns, STNS    -61.641ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.752       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.752       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.075ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[5] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.852ns (cell 8.193ns (92%), net 0.659ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.q[0]
net (fo=6)                              0.659          2.674          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_49.ts
PAD                 x000y053            3.047    f     5.721       1  pin: sdram_syn_49.bpad
net (fo=0)          x020y036            0.000          5.721          net: dq[5],  NOFILE(0)
                                                                      pin: sdram.dq[5]
--------------------------------------------------------------------  ---------------
Arrival                                                5.721               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.075               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[29] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.711       1  pin: sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[29],  NOFILE(0)
                                                                      pin: sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[28] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.711       1  pin: sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[28],  NOFILE(0)
                                                                      pin: sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.060ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[4] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.837ns (cell 8.193ns (92%), net 0.644ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.q[0]
net (fo=6)                              0.644          2.659          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_43.ts
PAD                 x000y053            3.047    f     5.706       1  pin: sdram_syn_43.bpad
net (fo=0)          x020y036            0.000          5.706          net: dq[4],  NOFILE(0)
                                                                      pin: sdram.dq[4]
--------------------------------------------------------------------  ---------------
Arrival                                                5.706               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.060               

Slack               : -2.056ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_40.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[17] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.833ns (cell 8.193ns (92%), net 0.640ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_40.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_40.q[0]
net (fo=4)                              0.640          2.655          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.702       1  pin: sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.702          net: dq[17],  NOFILE(0)
                                                                      pin: sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.702               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.056               

Slack               : -2.056ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_40.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[16] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.833ns (cell 8.193ns (92%), net 0.640ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_40.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_40.q[0]
net (fo=4)                              0.640          2.655          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.702       1  pin: sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.702          net: dq[16],  NOFILE(0)
                                                                      pin: sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.702               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.056               

Slack               : -1.923ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.700ns (cell 8.193ns (94%), net 0.507ns (6%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.q[0]
net (fo=6)                              0.507          2.522          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.569       1  pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.569          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.923               

Slack               : -1.923ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[2] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.700ns (cell 8.193ns (94%), net 0.507ns (6%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_50.q[0]
net (fo=6)                              0.507          2.522          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_28.ts
PAD                 x000y056            3.047    f     5.569       1  pin: sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          5.569          net: dq[2],  NOFILE(0)
                                                                      pin: sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                5.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.923               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=656)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y055z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=656)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




