Simulator report for CO-MIPS32
Thu Aug 22 09:56:56 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 400.0 ns     ;
; Simulation Netlist Size     ; 109 nodes    ;
; Simulation Coverage         ;      35.78 % ;
; Total Number of Transitions ; 177          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; DMEM.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------+
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      35.78 % ;
; Total nodes checked                                 ; 109          ;
; Total output ports checked                          ; 109          ;
; Total output ports with complete 1/0-value coverage ; 39           ;
; Total output ports with no 1/0-value coverage       ; 48           ;
; Total output ports with no 1-value coverage         ; 69           ;
; Total output ports with no 0-value coverage         ; 49           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |DMEM|q[31]                                                                                         ; |DMEM|q[31]                                                                                   ; pin_out          ;
; |DMEM|q[30]                                                                                         ; |DMEM|q[30]                                                                                   ; pin_out          ;
; |DMEM|q[29]                                                                                         ; |DMEM|q[29]                                                                                   ; pin_out          ;
; |DMEM|q[28]                                                                                         ; |DMEM|q[28]                                                                                   ; pin_out          ;
; |DMEM|q[27]                                                                                         ; |DMEM|q[27]                                                                                   ; pin_out          ;
; |DMEM|q[26]                                                                                         ; |DMEM|q[26]                                                                                   ; pin_out          ;
; |DMEM|q[25]                                                                                         ; |DMEM|q[25]                                                                                   ; pin_out          ;
; |DMEM|q[24]                                                                                         ; |DMEM|q[24]                                                                                   ; pin_out          ;
; |DMEM|q[23]                                                                                         ; |DMEM|q[23]                                                                                   ; pin_out          ;
; |DMEM|q[22]                                                                                         ; |DMEM|q[22]                                                                                   ; pin_out          ;
; |DMEM|q[21]                                                                                         ; |DMEM|q[21]                                                                                   ; pin_out          ;
; |DMEM|q[20]                                                                                         ; |DMEM|q[20]                                                                                   ; pin_out          ;
; |DMEM|q[13]                                                                                         ; |DMEM|q[13]                                                                                   ; pin_out          ;
; |DMEM|q[9]                                                                                          ; |DMEM|q[9]                                                                                    ; pin_out          ;
; |DMEM|q[8]                                                                                          ; |DMEM|q[8]                                                                                    ; pin_out          ;
; |DMEM|q[6]                                                                                          ; |DMEM|q[6]                                                                                    ; pin_out          ;
; |DMEM|q[4]                                                                                          ; |DMEM|q[4]                                                                                    ; pin_out          ;
; |DMEM|q[3]                                                                                          ; |DMEM|q[3]                                                                                    ; pin_out          ;
; |DMEM|q[0]                                                                                          ; |DMEM|q[0]                                                                                    ; pin_out          ;
; |DMEM|CLK                                                                                           ; |DMEM|CLK                                                                                     ; out              ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a0  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[0]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a3  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[3]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a4  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[4]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a6  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[6]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a8  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[8]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a9  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[9]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a13 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[13] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a20 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[20] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a21 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[21] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a22 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[22] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a23 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[23] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a24 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[24] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a25 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[25] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a26 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[26] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a27 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[27] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a28 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[28] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a29 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[29] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a30 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[30] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a31 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[31] ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |DMEM|q[19]                                                                                         ; |DMEM|q[19]                                                                                   ; pin_out          ;
; |DMEM|q[18]                                                                                         ; |DMEM|q[18]                                                                                   ; pin_out          ;
; |DMEM|q[17]                                                                                         ; |DMEM|q[17]                                                                                   ; pin_out          ;
; |DMEM|q[16]                                                                                         ; |DMEM|q[16]                                                                                   ; pin_out          ;
; |DMEM|q[15]                                                                                         ; |DMEM|q[15]                                                                                   ; pin_out          ;
; |DMEM|q[14]                                                                                         ; |DMEM|q[14]                                                                                   ; pin_out          ;
; |DMEM|q[12]                                                                                         ; |DMEM|q[12]                                                                                   ; pin_out          ;
; |DMEM|q[11]                                                                                         ; |DMEM|q[11]                                                                                   ; pin_out          ;
; |DMEM|q[10]                                                                                         ; |DMEM|q[10]                                                                                   ; pin_out          ;
; |DMEM|q[7]                                                                                          ; |DMEM|q[7]                                                                                    ; pin_out          ;
; |DMEM|q[5]                                                                                          ; |DMEM|q[5]                                                                                    ; pin_out          ;
; |DMEM|q[2]                                                                                          ; |DMEM|q[2]                                                                                    ; pin_out          ;
; |DMEM|q[1]                                                                                          ; |DMEM|q[1]                                                                                    ; pin_out          ;
; |DMEM|CSN                                                                                           ; |DMEM|CSN                                                                                     ; out              ;
; |DMEM|A[9]                                                                                          ; |DMEM|A[9]                                                                                    ; out              ;
; |DMEM|A[8]                                                                                          ; |DMEM|A[8]                                                                                    ; out              ;
; |DMEM|A[7]                                                                                          ; |DMEM|A[7]                                                                                    ; out              ;
; |DMEM|A[6]                                                                                          ; |DMEM|A[6]                                                                                    ; out              ;
; |DMEM|A[5]                                                                                          ; |DMEM|A[5]                                                                                    ; out              ;
; |DMEM|A[4]                                                                                          ; |DMEM|A[4]                                                                                    ; out              ;
; |DMEM|A[3]                                                                                          ; |DMEM|A[3]                                                                                    ; out              ;
; |DMEM|A[2]                                                                                          ; |DMEM|A[2]                                                                                    ; out              ;
; |DMEM|A[1]                                                                                          ; |DMEM|A[1]                                                                                    ; out              ;
; |DMEM|A[0]                                                                                          ; |DMEM|A[0]                                                                                    ; out              ;
; |DMEM|data[31]                                                                                      ; |DMEM|data[31]                                                                                ; out              ;
; |DMEM|data[30]                                                                                      ; |DMEM|data[30]                                                                                ; out              ;
; |DMEM|data[29]                                                                                      ; |DMEM|data[29]                                                                                ; out              ;
; |DMEM|data[28]                                                                                      ; |DMEM|data[28]                                                                                ; out              ;
; |DMEM|data[27]                                                                                      ; |DMEM|data[27]                                                                                ; out              ;
; |DMEM|data[26]                                                                                      ; |DMEM|data[26]                                                                                ; out              ;
; |DMEM|data[25]                                                                                      ; |DMEM|data[25]                                                                                ; out              ;
; |DMEM|data[24]                                                                                      ; |DMEM|data[24]                                                                                ; out              ;
; |DMEM|data[23]                                                                                      ; |DMEM|data[23]                                                                                ; out              ;
; |DMEM|data[22]                                                                                      ; |DMEM|data[22]                                                                                ; out              ;
; |DMEM|data[21]                                                                                      ; |DMEM|data[21]                                                                                ; out              ;
; |DMEM|data[20]                                                                                      ; |DMEM|data[20]                                                                                ; out              ;
; |DMEM|data[19]                                                                                      ; |DMEM|data[19]                                                                                ; out              ;
; |DMEM|data[18]                                                                                      ; |DMEM|data[18]                                                                                ; out              ;
; |DMEM|data[17]                                                                                      ; |DMEM|data[17]                                                                                ; out              ;
; |DMEM|data[16]                                                                                      ; |DMEM|data[16]                                                                                ; out              ;
; |DMEM|data[15]                                                                                      ; |DMEM|data[15]                                                                                ; out              ;
; |DMEM|data[14]                                                                                      ; |DMEM|data[14]                                                                                ; out              ;
; |DMEM|data[13]                                                                                      ; |DMEM|data[13]                                                                                ; out              ;
; |DMEM|data[12]                                                                                      ; |DMEM|data[12]                                                                                ; out              ;
; |DMEM|data[11]                                                                                      ; |DMEM|data[11]                                                                                ; out              ;
; |DMEM|data[10]                                                                                      ; |DMEM|data[10]                                                                                ; out              ;
; |DMEM|data[9]                                                                                       ; |DMEM|data[9]                                                                                 ; out              ;
; |DMEM|data[8]                                                                                       ; |DMEM|data[8]                                                                                 ; out              ;
; |DMEM|data[7]                                                                                       ; |DMEM|data[7]                                                                                 ; out              ;
; |DMEM|data[6]                                                                                       ; |DMEM|data[6]                                                                                 ; out              ;
; |DMEM|data[5]                                                                                       ; |DMEM|data[5]                                                                                 ; out              ;
; |DMEM|data[4]                                                                                       ; |DMEM|data[4]                                                                                 ; out              ;
; |DMEM|data[3]                                                                                       ; |DMEM|data[3]                                                                                 ; out              ;
; |DMEM|data[2]                                                                                       ; |DMEM|data[2]                                                                                 ; out              ;
; |DMEM|data[1]                                                                                       ; |DMEM|data[1]                                                                                 ; out              ;
; |DMEM|data[0]                                                                                       ; |DMEM|data[0]                                                                                 ; out              ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a1  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[1]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a2  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[2]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a5  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[5]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a7  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[7]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a10 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[10] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a11 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[11] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a12 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[12] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a14 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[14] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a15 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[15] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a16 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[16] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a17 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[17] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a18 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[18] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a19 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[19] ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |DMEM|q[19]                                                                                         ; |DMEM|q[19]                                                                                   ; pin_out          ;
; |DMEM|q[18]                                                                                         ; |DMEM|q[18]                                                                                   ; pin_out          ;
; |DMEM|q[17]                                                                                         ; |DMEM|q[17]                                                                                   ; pin_out          ;
; |DMEM|q[16]                                                                                         ; |DMEM|q[16]                                                                                   ; pin_out          ;
; |DMEM|q[15]                                                                                         ; |DMEM|q[15]                                                                                   ; pin_out          ;
; |DMEM|q[14]                                                                                         ; |DMEM|q[14]                                                                                   ; pin_out          ;
; |DMEM|q[12]                                                                                         ; |DMEM|q[12]                                                                                   ; pin_out          ;
; |DMEM|q[11]                                                                                         ; |DMEM|q[11]                                                                                   ; pin_out          ;
; |DMEM|q[10]                                                                                         ; |DMEM|q[10]                                                                                   ; pin_out          ;
; |DMEM|q[7]                                                                                          ; |DMEM|q[7]                                                                                    ; pin_out          ;
; |DMEM|q[5]                                                                                          ; |DMEM|q[5]                                                                                    ; pin_out          ;
; |DMEM|q[2]                                                                                          ; |DMEM|q[2]                                                                                    ; pin_out          ;
; |DMEM|q[1]                                                                                          ; |DMEM|q[1]                                                                                    ; pin_out          ;
; |DMEM|WEN                                                                                           ; |DMEM|WEN                                                                                     ; out              ;
; |DMEM|CSN                                                                                           ; |DMEM|CSN                                                                                     ; out              ;
; |DMEM|A[9]                                                                                          ; |DMEM|A[9]                                                                                    ; out              ;
; |DMEM|A[8]                                                                                          ; |DMEM|A[8]                                                                                    ; out              ;
; |DMEM|A[6]                                                                                          ; |DMEM|A[6]                                                                                    ; out              ;
; |DMEM|A[5]                                                                                          ; |DMEM|A[5]                                                                                    ; out              ;
; |DMEM|A[4]                                                                                          ; |DMEM|A[4]                                                                                    ; out              ;
; |DMEM|A[2]                                                                                          ; |DMEM|A[2]                                                                                    ; out              ;
; |DMEM|A[1]                                                                                          ; |DMEM|A[1]                                                                                    ; out              ;
; |DMEM|A[0]                                                                                          ; |DMEM|A[0]                                                                                    ; out              ;
; |DMEM|data[19]                                                                                      ; |DMEM|data[19]                                                                                ; out              ;
; |DMEM|data[18]                                                                                      ; |DMEM|data[18]                                                                                ; out              ;
; |DMEM|data[17]                                                                                      ; |DMEM|data[17]                                                                                ; out              ;
; |DMEM|data[16]                                                                                      ; |DMEM|data[16]                                                                                ; out              ;
; |DMEM|data[15]                                                                                      ; |DMEM|data[15]                                                                                ; out              ;
; |DMEM|data[14]                                                                                      ; |DMEM|data[14]                                                                                ; out              ;
; |DMEM|data[12]                                                                                      ; |DMEM|data[12]                                                                                ; out              ;
; |DMEM|data[11]                                                                                      ; |DMEM|data[11]                                                                                ; out              ;
; |DMEM|data[10]                                                                                      ; |DMEM|data[10]                                                                                ; out              ;
; |DMEM|data[7]                                                                                       ; |DMEM|data[7]                                                                                 ; out              ;
; |DMEM|data[5]                                                                                       ; |DMEM|data[5]                                                                                 ; out              ;
; |DMEM|data[2]                                                                                       ; |DMEM|data[2]                                                                                 ; out              ;
; |DMEM|data[1]                                                                                       ; |DMEM|data[1]                                                                                 ; out              ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a1  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[1]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a2  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[2]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a5  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[5]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a7  ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[7]  ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a10 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[10] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a11 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[11] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a12 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[12] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a14 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[14] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a15 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[15] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a16 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[16] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a17 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[17] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a18 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[18] ; portadataout0    ;
; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|ram_block1a19 ; |DMEM|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_41h1:auto_generated|q_a[19] ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Aug 22 09:56:56 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CO-MIPS32 -c CO-MIPS32
Warning: Tcl Script File lpm_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_dff0.qip
Info: Using vector source file "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DMEM.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      35.78 %
Info: Number of transitions in simulation is 177
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Thu Aug 22 09:56:56 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


