
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099666                       # Number of seconds simulated
sim_ticks                                 99666222993                       # Number of ticks simulated
final_tick                               625998730749                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162175                       # Simulator instruction rate (inst/s)
host_op_rate                                   204833                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4918362                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908008                       # Number of bytes of host memory used
host_seconds                                 20264.11                       # Real time elapsed on the host
sim_insts                                  3286338453                       # Number of instructions simulated
sim_ops                                    4150765486                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       524416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2087296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       506112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3122944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1237888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1237888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4097                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16307                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3954                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24398                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9671                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9671                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5261722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20942862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5078069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31334026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12420336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12420336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12420336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5261722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20942862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5078069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43754362                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5884024                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226065164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.636463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200781677     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880239      0.83%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012999      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226065164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490925                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189786238                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7477441                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209527                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511741                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820382                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067769                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         658872                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5954807                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973441                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880353                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776036                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96244                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563397                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667285959                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667285959                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572960                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544796                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642434                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011242                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35123949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226065164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.601646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.288914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169443118     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519726      9.96%     84.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784841      5.21%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324449      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318010      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973950      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267937      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265989      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167144      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226065164                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49964     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161880     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151596     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754940     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186213      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184623      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011242                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569066                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363440                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498513483                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688521                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374682                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137828                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         460069                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53923                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721491                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313673                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474083                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279668                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047186                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184616                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.562635                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706646                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706591                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231263                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061068                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559424                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457500                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    222535248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.553909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.405530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    172215973     77.39%     77.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540879     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414437      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964402      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207175      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001437      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941318      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479568      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770059      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    222535248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770059                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362486889                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973346                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               12942566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.390077                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.390077                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.418397                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.418397                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678968                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756470                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228880                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20479718                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16684271                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1825032                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8110740                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7760619                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2135837                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        82509                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184693742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115160540                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20479718                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9896456                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24334843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5435500                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8671296                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11294788                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1822357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221283489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196948646     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2606314      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2042465      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2195533      0.99%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1870367      0.85%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1043890      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          715537      0.32%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1857705      0.84%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12003032      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221283489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085686                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481828                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       182531599                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10870765                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24192422                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       111385                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3577314                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3488088                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     139031372                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49618                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3577314                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       182779228                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        7718415                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2073919                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24061819                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1072790                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138826325                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          428                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        416806                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       531473                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4866                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    194274728                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    646952075                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    646952075                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161256798                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33017930                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31183                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15785                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3439640                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13346768                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7495861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       279115                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1656080                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138328805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131285132                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75800                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19208112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39726098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221283489                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165903863     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23344555     10.55%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11779730      5.32%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7642269      3.45%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6301406      2.85%     97.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2469949      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3044350      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       746095      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51272      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221283489                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         921725     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        139558     11.42%     86.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161240     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108881207     82.93%     82.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1921061      1.46%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15398      0.01%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13009778      9.91%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7457688      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131285132                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549292                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1222523                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009312                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    485152076                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    157568767                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127645778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132507655                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       140444                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1729961                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          670                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       126701                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          522                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3577314                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        7006343                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       293674                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138359989                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13346768                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7495861                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15784                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        230756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        11801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          670                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1087569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1017965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2105534                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128815111                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12886777                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2470021                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20344131                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18390933                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7457354                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.538958                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127648435                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127645778                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75811189                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204372817                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.534065                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370946                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95708983                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117216203                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21154057                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1845134                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217706175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538415                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170056169     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22338364     10.26%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10355039      4.76%     93.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4612148      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3500176      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1478549      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1468655      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1050662      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2846413      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217706175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95708983                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117216203                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18985967                       # Number of memory references committed
system.switch_cpus1.commit.loads             11616807                       # Number of loads committed
system.switch_cpus1.commit.membars              15398                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16820693                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105483910                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2318019                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2846413                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           353230022                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          280317892                       # The number of ROB writes
system.switch_cpus1.timesIdled                2718078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17724241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95708983                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117216203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95708983                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.497234                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.497234                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400443                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400443                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582293607                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      175919767                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131986276                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30796                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21602407                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17512984                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1986795                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8856592                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8184322                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2344839                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94152                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    187208342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120448740                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21602407                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10529161                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26512250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6053880                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3483014                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11564936                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1984897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    221245029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       194732779     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1846495      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3354983      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3103257      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1973382      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1623732      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          929226      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          960351      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12720824      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    221245029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090384                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503953                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       185299051                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5409547                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26449476                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        45749                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4041194                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3750700                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     147845275                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4041194                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       185773524                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1211795                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3107006                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25991661                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1119838                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147720814                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        187361                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       481474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    209528563                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    688109800                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    688109800                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172562435                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36966128                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33983                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16992                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4130723                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13930453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7218788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81875                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1589945                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146759618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138626102                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       116230                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22078595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46392781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    221245029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626573                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    161462626     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25313031     11.44%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13608655      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6895007      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8222392      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2665084      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2494549      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       441022      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       142663      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    221245029                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         417650     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        143869     20.55%     80.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       138687     19.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116573426     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1988250      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16991      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12851428      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7196007      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138626102                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580007                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             700206                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005051                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    499313669                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168872404                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135634249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139326308                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       269635                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2681062                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        92334                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4041194                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         819565                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       114491                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146793602                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13930453                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7218788                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16992                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         99360                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1060954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2166483                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136630951                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12399311                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1995151                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19595160                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19288197                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7195849                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571659                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135634286                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135634249                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78257901                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217989647                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567489                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358998                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100499655                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123744723                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23049212                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2012055                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    217203835                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369378                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165089408     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23990125     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12444090      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4002095      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5491094      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1844873      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1062043      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       941722      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2338385      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    217203835                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100499655                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123744723                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18375845                       # Number of memory references committed
system.switch_cpus2.commit.loads             11249391                       # Number of loads committed
system.switch_cpus2.commit.membars              16992                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17861245                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111484539                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2552289                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2338385                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           361659385                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297629101                       # The number of ROB writes
system.switch_cpus2.timesIdled                2894043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17762701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100499655                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123744723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100499655                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.378195                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.378195                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420487                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420487                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       614541383                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      189805127                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136452063                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33984                       # number of misc regfile writes
system.l20.replacements                          4113                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          313729                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14353                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.858078                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          484.112867                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.562330                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1914.180444                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.121950                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7825.022408                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.047277                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.186932                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000110                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.764162                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28760                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28760                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9333                       # number of Writeback hits
system.l20.Writeback_hits::total                 9333                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28760                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28760                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28760                       # number of overall hits
system.l20.overall_hits::total                  28760                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4097                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4113                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4097                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4113                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4097                       # number of overall misses
system.l20.overall_misses::total                 4113                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3393137                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    963397937                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      966791074                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3393137                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    963397937                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       966791074                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3393137                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    963397937                       # number of overall miss cycles
system.l20.overall_miss_latency::total      966791074                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9333                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9333                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.124692                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.125118                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.124692                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.125118                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.124692                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.125118                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 235147.165487                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 235057.397034                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 235147.165487                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 235057.397034                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 235147.165487                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 235057.397034                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2623                       # number of writebacks
system.l20.writebacks::total                     2623                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4097                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4113                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4097                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4113                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4097                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4113                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    709777234                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    712181119                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    709777234                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    712181119                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    709777234                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    712181119                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.125118                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.125118                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.125118                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173243.161826                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173153.688062                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173243.161826                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173153.688062                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173243.161826                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173153.688062                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16317                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          678317                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26557                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.541929                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.600656                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.076180                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5696.075542                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4526.247622                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001231                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000496                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.556257                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.442016                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        75165                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  75165                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17274                       # number of Writeback hits
system.l21.Writeback_hits::total                17274                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        75165                       # number of demand (read+write) hits
system.l21.demand_hits::total                   75165                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        75165                       # number of overall hits
system.l21.overall_hits::total                  75165                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16307                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16317                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16307                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16317                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16307                       # number of overall misses
system.l21.overall_misses::total                16317                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2241512                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3917863362                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3920104874                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2241512                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3917863362                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3920104874                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2241512                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3917863362                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3920104874                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        91472                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              91482                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17274                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17274                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        91472                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               91482                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        91472                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              91482                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.178363                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178273                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.178363                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178273                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.178363                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 224151.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 240256.537806                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 240246.667525                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 224151.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 240256.537806                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 240246.667525                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 224151.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 240256.537806                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 240246.667525                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4044                       # number of writebacks
system.l21.writebacks::total                     4044                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16307                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16317                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16307                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16317                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16307                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16317                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1621367                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2908605337                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2910226704                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1621367                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2908605337                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2910226704                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1621367                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2908605337                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2910226704                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.178363                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.178363                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.178363                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162136.700000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178365.446557                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 178355.500644                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 162136.700000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 178365.446557                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 178355.500644                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 162136.700000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 178365.446557                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 178355.500644                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3968                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          394643                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16256                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.276759                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          520.169931                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.870550                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1927.635435                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9827.324084                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.042332                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001047                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.156871                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799750                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35049                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35049                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10504                       # number of Writeback hits
system.l22.Writeback_hits::total                10504                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35049                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35049                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35049                       # number of overall hits
system.l22.overall_hits::total                  35049                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3954                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3968                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3954                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3968                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3954                       # number of overall misses
system.l22.overall_misses::total                 3968                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3028536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    933910199                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      936938735                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3028536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    933910199                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       936938735                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3028536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    933910199                       # number of overall miss cycles
system.l22.overall_miss_latency::total      936938735                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39003                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39017                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10504                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10504                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39003                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39017                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39003                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39017                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101377                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101699                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101377                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101699                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101377                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101699                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       216324                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 236193.778199                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 236123.673135                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       216324                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 236193.778199                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 236123.673135                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       216324                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 236193.778199                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 236123.673135                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3004                       # number of writebacks
system.l22.writebacks::total                     3004                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3954                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3968                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3954                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3968                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3954                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3968                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2162767                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    689145203                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    691307970                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2162767                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    689145203                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    691307970                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2162767                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    689145203                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    691307970                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101377                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101699                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101377                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101699                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101377                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101699                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154483.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174290.643146                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 174220.758569                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 154483.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 174290.643146                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 174220.758569                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 154483.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 174290.643146                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 174220.758569                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.571429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571640                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571640                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571640                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4135249                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4135249                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4135249                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4135249                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4135249                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4135249                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 217644.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 217644.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 217644.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3542652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3542652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3542652                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221415.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365476                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.375593                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.301857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.698143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903523                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096477                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010623                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010623                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083432                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083432                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083432                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083432                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84617                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84617                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84617                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8074585850                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8074585850                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8074585850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8074585850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8074585850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8074585850                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95425.101930                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95425.101930                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95425.101930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95425.101930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95425.101930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95425.101930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9333                       # number of writebacks
system.cpu0.dcache.writebacks::total             9333                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51760                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51760                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51760                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2872901271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2872901271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2872901271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2872901271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2872901271                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2872901271                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87436.505798                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87436.505798                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87436.505798                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87436.505798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87436.505798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87436.505798                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.885680                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004829188                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1836982.062157                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.885680                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015842                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876419                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11294778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11294778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11294778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11294778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11294778                       # number of overall hits
system.cpu1.icache.overall_hits::total       11294778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2429512                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2429512                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2429512                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2429512                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2429512                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2429512                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11294788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11294788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11294788                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11294788                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11294788                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11294788                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 242951.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 242951.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 242951.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 242951.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 242951.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 242951.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2324512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2324512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2324512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2324512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2324512                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2324512                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 232451.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 232451.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 232451.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 232451.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 232451.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 232451.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 91472                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189135562                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 91728                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2061.917430                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.781665                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.218335                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917116                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082884                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9922024                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9922024                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7338205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7338205                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15651                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15651                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15398                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15398                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17260229                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17260229                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17260229                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17260229                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       380924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       380924                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           75                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       380999                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        380999                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       380999                       # number of overall misses
system.cpu1.dcache.overall_misses::total       380999                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39826876450                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39826876450                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7460745                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7460745                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39834337195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39834337195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39834337195                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39834337195                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10302948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10302948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7338280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7338280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15398                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15398                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17641228                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17641228                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17641228                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17641228                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036972                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036972                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021597                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104553.339905                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104553.339905                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 99476.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99476.600000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104552.340544                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104552.340544                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104552.340544                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104552.340544                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17274                       # number of writebacks
system.cpu1.dcache.writebacks::total            17274                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       289452                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       289452                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       289527                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       289527                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       289527                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       289527                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        91472                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        91472                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        91472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        91472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        91472                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        91472                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9092561982                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9092561982                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9092561982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9092561982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9092561982                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9092561982                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008878                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008878                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99402.680405                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99402.680405                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99402.680405                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99402.680405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99402.680405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99402.680405                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997673                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008175624                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2177485.149028                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997673                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11564920                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11564920                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11564920                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11564920                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11564920                       # number of overall hits
system.cpu2.icache.overall_hits::total       11564920                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3642293                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3642293                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3642293                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3642293                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3642293                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3642293                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11564936                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11564936                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11564936                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11564936                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11564936                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11564936                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 227643.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 227643.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 227643.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 227643.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 227643.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 227643.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3144736                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3144736                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3144736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3144736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3144736                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3144736                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       224624                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       224624                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       224624                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       224624                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       224624                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       224624                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39003                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167653929                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39259                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4270.458468                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.710737                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.289263                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.909026                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.090974                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9316611                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9316611                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7094174                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7094174                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16992                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16992                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16992                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16992                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16410785                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16410785                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16410785                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16410785                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       117635                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       117635                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       117635                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        117635                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       117635                       # number of overall misses
system.cpu2.dcache.overall_misses::total       117635                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12702640398                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12702640398                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12702640398                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12702640398                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12702640398                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12702640398                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9434246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9434246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7094174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7094174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16528420                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16528420                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16528420                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16528420                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012469                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007117                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007117                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007117                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007117                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107983.511693                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107983.511693                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107983.511693                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107983.511693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107983.511693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107983.511693                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10504                       # number of writebacks
system.cpu2.dcache.writebacks::total            10504                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        78632                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        78632                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        78632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        78632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        78632                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        78632                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39003                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39003                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39003                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3248039560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3248039560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3248039560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3248039560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3248039560                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3248039560                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83276.659744                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83276.659744                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83276.659744                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83276.659744                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83276.659744                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83276.659744                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
