module piso_right_shift (
    input wire clk,
    input wire reset,
    input wire load,
    input wire [3:0] data_in,
    output wire data_out
);
    reg [3:0] shift_reg;

    always @(posedge clk or posedge reset) begin
        if (reset)
            shift_reg <= 4'b0000;
        else if (load)
            shift_reg <= data_in; 
        else
            shift_reg <= {1'b0, shift_reg[3:1]}; 
    end

    assign data_out = shift_reg[0]; 
endmodule
