@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":48:6:48:10|Input ENCLKOS on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":48:6:48:10|Input ENCLKOS2 on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":48:6:48:10|Input ENCLKOS3 on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":32:2:32:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":137:13:137:21|Object R_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CL279 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Pruning register bits 12 to 11 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Pruning register bits 7 to 5 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Pruning register bits 1 to 0 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

