{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540842511690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540842511704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 15:48:31 2018 " "Processing started: Mon Oct 29 15:48:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540842511704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842511704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842511704 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1540842511835 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1540842511835 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1540842511835 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1540842511835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540842512776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540842512776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "F:/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540842521630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521630 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "DE0_NANO.v(192) " "Verilog HDL Event Control warning at DE0_NANO.v(192): Event Control contains a complex event expression" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1540842521637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540842521638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "F:/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540842521641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "F:/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540842521642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "F:/Lab4_FPGA_Template/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540842521643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540842521789 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PCLK DE0_NANO.v(51) " "Verilog HDL warning at DE0_NANO.v(51): object PCLK used but never assigned" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1540842521789 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "HREF DE0_NANO.v(52) " "Verilog HDL warning at DE0_NANO.v(52): object HREF used but never assigned" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1540842521789 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VSYNC DE0_NANO.v(53) " "Verilog HDL warning at DE0_NANO.v(53): object VSYNC used but never assigned" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1540842521789 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(44) " "Verilog HDL assignment warning at DE0_NANO.v(44): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540842521790 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(157) " "Verilog HDL assignment warning at DE0_NANO.v(157): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540842521790 "|DE0_NANO"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "DE0_NANO.v(192) " "Verilog HDL Event Control error at DE0_NANO.v(192): mixed single- and double-edge expressions are not supported" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1540842521791 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_counter DE0_NANO.v(193) " "Verilog HDL Always Construct warning at DE0_NANO.v(193): variable \"temp_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_7 DE0_NANO.v(195) " "Verilog HDL Always Construct warning at DE0_NANO.v(195): variable \"camera_7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_6 DE0_NANO.v(196) " "Verilog HDL Always Construct warning at DE0_NANO.v(196): variable \"camera_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_5 DE0_NANO.v(197) " "Verilog HDL Always Construct warning at DE0_NANO.v(197): variable \"camera_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_2 DE0_NANO.v(200) " "Verilog HDL Always Construct warning at DE0_NANO.v(200): variable \"camera_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_1 DE0_NANO.v(201) " "Verilog HDL Always Construct warning at DE0_NANO.v(201): variable \"camera_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_0 DE0_NANO.v(202) " "Verilog HDL Always Construct warning at DE0_NANO.v(202): variable \"camera_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521793 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_temp DE0_NANO.v(192) " "Verilog HDL Always Construct warning at DE0_NANO.v(192): inferring latch(es) for variable \"color_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540842521794 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "which_byte DE0_NANO.v(192) " "Verilog HDL Always Construct warning at DE0_NANO.v(192): inferring latch(es) for variable \"which_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540842521794 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_counter DE0_NANO.v(192) " "Verilog HDL Always Construct warning at DE0_NANO.v(192): inferring latch(es) for variable \"temp_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540842521794 "|DE0_NANO"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "DE0_NANO.v(209) " "Verilog HDL Event Control error at DE0_NANO.v(209): mixed single- and double-edge expressions are not supported" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1540842521795 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_counter DE0_NANO.v(210) " "Verilog HDL Always Construct warning at DE0_NANO.v(210): variable \"temp_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521795 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_4 DE0_NANO.v(211) " "Verilog HDL Always Construct warning at DE0_NANO.v(211): variable \"camera_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521795 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "camera_3 DE0_NANO.v(212) " "Verilog HDL Always Construct warning at DE0_NANO.v(212): variable \"camera_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540842521795 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_temp DE0_NANO.v(209) " "Verilog HDL Always Construct warning at DE0_NANO.v(209): inferring latch(es) for variable \"color_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540842521795 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "which_byte DE0_NANO.v(209) " "Verilog HDL Always Construct warning at DE0_NANO.v(209): inferring latch(es) for variable \"which_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540842521796 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_counter DE0_NANO.v(209) " "Verilog HDL Always Construct warning at DE0_NANO.v(209): inferring latch(es) for variable \"temp_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540842521796 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PCLK 0 DE0_NANO.v(51) " "Net \"PCLK\" at DE0_NANO.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HREF 0 DE0_NANO.v(52) " "Net \"HREF\" at DE0_NANO.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VSYNC 0 DE0_NANO.v(53) " "Net \"VSYNC\" at DE0_NANO.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[32\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[32\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[30\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[30\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[28\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[28\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[26..24\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[26..24\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521797 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..0\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[4..0\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540842521798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_counter.010 DE0_NANO.v(209) " "Inferred latch for \"temp_counter.010\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_counter.001 DE0_NANO.v(209) " "Inferred latch for \"temp_counter.001\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_counter.000 DE0_NANO.v(209) " "Inferred latch for \"temp_counter.000\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[0\] DE0_NANO.v(209) " "Inferred latch for \"color_temp\[0\]\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[1\] DE0_NANO.v(209) " "Inferred latch for \"color_temp\[1\]\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_counter.010 DE0_NANO.v(192) " "Inferred latch for \"temp_counter.010\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_counter.001 DE0_NANO.v(192) " "Inferred latch for \"temp_counter.001\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_counter.000 DE0_NANO.v(192) " "Inferred latch for \"temp_counter.000\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[2\] DE0_NANO.v(192) " "Inferred latch for \"color_temp\[2\]\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[3\] DE0_NANO.v(192) " "Inferred latch for \"color_temp\[3\]\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[4\] DE0_NANO.v(192) " "Inferred latch for \"color_temp\[4\]\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[5\] DE0_NANO.v(192) " "Inferred latch for \"color_temp\[5\]\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[6\] DE0_NANO.v(192) " "Inferred latch for \"color_temp\[6\]\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_temp\[7\] DE0_NANO.v(192) " "Inferred latch for \"color_temp\[7\]\" at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521800 "|DE0_NANO"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_counter.000 DE0_NANO.v(209) " "Can't resolve multiple constant drivers for net \"temp_counter.000\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521801 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DE0_NANO.v(192) " "Constant driver at DE0_NANO.v(192)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 192 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521802 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_counter.001 DE0_NANO.v(209) " "Can't resolve multiple constant drivers for net \"temp_counter.001\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521802 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_counter.010 DE0_NANO.v(209) " "Can't resolve multiple constant drivers for net \"temp_counter.010\" at DE0_NANO.v(209)" {  } { { "DE0_NANO.v" "" { Text "F:/Lab4_FPGA_Template/DE0_NANO.v" 209 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521802 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540842521803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540842521978 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 29 15:48:41 2018 " "Processing ended: Mon Oct 29 15:48:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540842521978 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540842521978 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540842521978 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540842521978 ""}
