// Seed: 2169595599
module module_0;
  wire id_1, id_2, id_3, id_4, id_5;
  wire id_6;
  wire id_7;
  assign id_7 = id_4;
  wire id_8, id_9, id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd74,
    parameter id_2  = 32'd55,
    parameter id_3  = 32'd41
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5[id_2^-1 : id_3]
);
  output logic [7:0] id_5;
  input logic [7:0] id_4;
  input wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  wire id_6;
  id_7(
      id_7,, id_6 ? id_7 <= id_3 : id_4[-1]
  );
  logic id_8;
  assign id_2 = id_4;
  assign id_8 = -1;
  xor primCall (id_1, id_10, id_11, id_2, id_4, id_6, id_7, id_8, id_9);
  logic id_9;
  parameter id_10 = -1;
  logic id_11;
  ;
  module_0 modCall_1 ();
  logic id_12;
  wire  id_13;
  ;
  id_14(
      -1'b0 && id_10, (-1), id_13
  ); defparam id_10 = id_10;
  logic id_15;
  logic id_16 = id_11;
  assign id_11 = id_7;
  logic id_17;
  ;
endmodule
