export WORKROOT=/home/zifeihuang/MEGA/META-RTL-MEGA/cip_rtr_19Jan25/tcl
export INFRA_ASIC_FPGA_ROOT=/home/zifeihuang/MEGA/mtia-axiomise-collab/fbcode/infra_asic_fpga
export MODELDIR=/home/zifeihuang/MEGA/axiomise_olympus_developement/infra_asic_fpga/ip/mtia/mnemo/main/formal/mnemo_dnoc_fbaxi
export AXIOMISE=1