// Seed: 881452533
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  reg id_3;
  always @(id_1 - 1 or posedge 1) begin
    id_3 <= 1'b0;
  end
  assign id_3 = 1 == id_3;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4
);
  generate
    always @(posedge id_2 & id_3) $display(id_3);
  endgenerate
  module_0(
      id_3, id_3
  );
  uwire id_6 = id_3;
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3
);
  integer id_5, id_6;
  module_0(
      id_2, id_2
  );
endmodule
