==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22170 ; free virtual = 44706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22170 ; free virtual = 44706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22168 ; free virtual = 44704
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xmlNormalizeURIPath' into 'main' (extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c:194) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22168 ; free virtual = 44704
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22151 ; free virtual = 44686
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22151 ; free virtual = 44686
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.53 seconds; current allocated memory: 94.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 94.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.875 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22149 ; free virtual = 44685
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_vivado_hls.log'.
INFO: [HLS 200-10] Adding design file 'vivado_hls.log' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_vivado_hls.log/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26700 ; free virtual = 37280
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26700 ; free virtual = 37280
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26699 ; free virtual = 37279
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c:27: unsupported memory access on variable 'path' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26696 ; free virtual = 37276
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26696 ; free virtual = 37276
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:01:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26696 ; free virtual = 37277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26697 ; free virtual = 37277
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c:147:9) in function 'xmlNormalizeURIPath'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xmlNormalizeURIPath' (extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26678 ; free virtual = 37259
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26678 ; free virtual = 37258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xmlNormalizeURIPath' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xmlNormalizeURIPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.27 seconds; current allocated memory: 100.315 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 101.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xmlNormalizeURIPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xmlNormalizeURIPath/path' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xmlNormalizeURIPath' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xmlNormalizeURIPath'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 103.021 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:30 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26667 ; free virtual = 37251
INFO: [VHDL 208-304] Generating VHDL RTL for xmlNormalizeURIPath.
INFO: [VLOG 209-307] Generating Verilog RTL for xmlNormalizeURIPath.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.stbtools..stb.h_stb_from_utf8_with_main'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.stbtools..stb.h_stb_from_utf8_with_main/sol'.
