// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/5/CPU.hdl
/**
 * The Hack Central Processing unit (CPU).
 * Parses the binary code in the instruction input and executes it according to the
 * Hack machine language specification. In the case of a C-instruction, computes the
 * function specified by the instruction. If the instruction specifies to read a memory
 * value, the inM input is expected to contain this value. If the instruction specifies
 * to write a value to the memory, sets the outM output to this value, sets the addressM
 * output to the target address, and asserts the writeM output (when writeM = 0, any
 * value may appear in outM).
 * If the reset input is 0, computes the address of the next instruction and sets the
 * pc output to that value. If the reset input is 1, sets pc to 0.
 * Note: The outM and writeM outputs are combinational: they are affected by the
 * instruction's execution during the current cycle. The addressM and pc outputs are
 * clocked: although they are affected by the instruction's execution, they commit to
 * their new values only in the next cycle.
 */
CHIP CPU {

    IN  inM[16],         // M value input  (M = contents of RAM[A])
        instruction[16], // Instruction for execution
        reset;           // Signals whether to re-start the current
                         // program (reset==1) or continue executing
                         // the current program (reset==0).

    OUT outM[16],        // M value output
        writeM,          // Write to M? 
        addressM[15],    // Address in data memory (of M)
        pc[15];          // address of next instruction

    PARTS:

    Mux16(a=instruction, b=alu_out, sel=instruction[15],
    out=mux_inst_alu, writeM=instruction[3])  // Instruction 3 == writeM (RAM[A])
    // if inst[15] == 1, it's a C-inst -> ALU = A-Reg
    // else it's an A-inst -> A-inst = A-Reg

    ARegister(in=mux_inst_alu, load=instruction[5], out=reg_a, out[0..14]=addressM)
    // ?Questioning the addressM at this point specifically?

    DRegister(in=alu_out, load=instruction[4], out=reg_d)
    // Getting input from the ALU, control-bit taken from the instruction 'dest' c-bit 4

    Mux16(a=inM, b=reg_a, sel=instruction[15], out=mux_inM_regA)
    // ?? Big question on the sel bit here ??

    ALU(x=reg_d, y=mux_inM_regA,
        zx=instruction[11], nx=instruction[10],
        zy=instruction[9], ny=instruction[8],
        f=instruction[7], no=instruction[6],
        zr=out_zr, ng=out_ng,
        out=alu_out, out=outM)

    // ----------------------------------------
    // Setting all possible jump-conditions:

    // No jump == false == null == 000 (this is set directly in the DMux)
    // Unconditional jump == true == JMP == 111 (set as 'reg_a' in the DMux)

    Or(a=out_zr, b=out_ng, out=zr_or_ng)  // JLE == 110
    Not(in=zr_or_ng, out=not_zr_or_ng)  // JGT == 001

    Not(in=out_ng, out=not_ng)
    Or(a=not_ng, b=out_zr, out=not_ng_or_zr)  // JGE == 011
    Not(in=out_zr, out=not_zr)  // JNE == 101

    // ALU's zr & ng (control bits)
    // out_zr is simply JEQ == 010
    // out_ng is simply JLT == 100

    DMux8Way(
        a=false, b=not_zr_or_ng, c=out_zr, d=not_ng_or_zr,
        e=out_ng, f=not_zr, g=zr_or_ng, h=reg_a,
        sel=instruction[0..2], out=jump_out)
    // ----------------------------------------

    // Check if 'reset' is asserted
    Mux(a=jump_out, b=true, sel=reset, out=pc_control)  // if reset; load 0
    Mux16(a=reg_a, b=false, sel=reset, out=pc_input)    // if reset; address = 0

    PC(in=pc_input, load=pc_control, out[0..14]=pc)



    // subscript the instruction control bits use them for the ALU
    // right to left : (most right is no, most left is zx)
    // We have the option to use zx and zy to zero the inputs
    // zr; is 1 if output ALU == 0
    // ng; is 1 if output ALU < 0
    // Probably we want to use one of them for PC
    // Using the destination bits to control the A, D and writeM registers.
    // 000; none will load the new values, 111; all load

    // PC:
    // We want to use the ALU zr & ng to understand if we have a jump (conditional)
    // We want to brute force PC=0 in case of a reset
    // We might want to use increment (Inc16) to perform PC++
}
