
SPI_Drv.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000027b8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000027b8  0000284c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800068  00800068  00002854  2**0
                  ALLOC
  3 .stab         0000222c  00000000  00000000  00002854  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000d3b  00000000  00000000  00004a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000057bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000058fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000076b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000859f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000934c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000094ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009739  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009f07  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 6f 12 	jmp	0x24de	; 0x24de <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	aa 36       	cpi	r26, 0x6A	; 106
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e8 eb       	ldi	r30, 0xB8	; 184
      78:	f7 e2       	ldi	r31, 0x27	; 39
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 56 12 	call	0x24ac	; 0x24ac <main>
      8a:	0c 94 da 13 	jmp	0x27b4	; 0x27b4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 a3 13 	jmp	0x2746	; 0x2746 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 bf 13 	jmp	0x277e	; 0x277e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 af 13 	jmp	0x275e	; 0x275e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 cb 13 	jmp	0x2796	; 0x2796 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 af 13 	jmp	0x275e	; 0x275e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 cb 13 	jmp	0x2796	; 0x2796 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 a3 13 	jmp	0x2746	; 0x2746 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 bf 13 	jmp	0x277e	; 0x277e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 af 13 	jmp	0x275e	; 0x275e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 cb 13 	jmp	0x2796	; 0x2796 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 af 13 	jmp	0x275e	; 0x275e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 cb 13 	jmp	0x2796	; 0x2796 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 af 13 	jmp	0x275e	; 0x275e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 cb 13 	jmp	0x2796	; 0x2796 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 b3 13 	jmp	0x2766	; 0x2766 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 cf 13 	jmp	0x279e	; 0x279e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_Init>:
#include "../DIO_DRV/DIO_Int.h"

#include "UART_cfg.h"

void UART_Init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/* Set BaudRate -> Required BaudRate 9600/ fOSC = 12MhZ*/
	/* BAUD= fOSC/(16(UBRR + 1)) -> UBRR = (fOSC/16*BAUD) -1 */
	UBRRL = 77;
     b4e:	e9 e2       	ldi	r30, 0x29	; 41
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	8d e4       	ldi	r24, 0x4D	; 77
     b54:	80 83       	st	Z, r24
	UBRRH = 0;
     b56:	e0 e4       	ldi	r30, 0x40	; 64
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	10 82       	st	Z, r1
    /*Clear Bit 6  UMSEL: USART Mode Select in register UCSRC*/
    /*No Parity Clear Bit 5:4  UPM1:0: Parity Mode in register UCSRC*/
    /*1 Stop Bit Clear Bit 3  USBS: Stop Bit Select in register UCSRC*/
    /*Frame Data size 8 Bits, Set Bit 2:1  UCSZ1:0: Character Size to 1 in register UCSRC*/
    /*Choose the polarity as CPOL0, Clear Bit 0  UCPOL: Clock Polarity in register UCSRC*/
	 UCSRC = 0b10000110;
     b5c:	e0 e4       	ldi	r30, 0x40	; 64
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	86 e8       	ldi	r24, 0x86	; 134
     b62:	80 83       	st	Z, r24

	/*Enable RX and TX*/
	/* Enable the Receiving by setting Bit 4  RXEN: Receiver Enable to 1 in register UCSRB  */
	/* Enable the Transmitting by setting Bit 3  TXEN: Transmitter Enable to 1 in register UCSRB*/
	/*Set the Data frame size to be 8bytes by clear Bit 2  UCSZ2: Character Size  in register UCSRB*/
	UCSRB=0b00011000;
     b64:	ea e2       	ldi	r30, 0x2A	; 42
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	88 e1       	ldi	r24, 0x18	; 24
     b6a:	80 83       	st	Z, r24

}
     b6c:	cf 91       	pop	r28
     b6e:	df 91       	pop	r29
     b70:	08 95       	ret

00000b72 <UART_SendChar>:

void UART_SendChar(u8 data)
{
     b72:	df 93       	push	r29
     b74:	cf 93       	push	r28
     b76:	0f 92       	push	r0
     b78:	cd b7       	in	r28, 0x3d	; 61
     b7a:	de b7       	in	r29, 0x3e	; 62
     b7c:	89 83       	std	Y+1, r24	; 0x01
	/* Wait until transmission Register Empty to could transmit the new data*/
	/*Check Bit 5  UDRE: USART Data Register Empty flag to be 1*/
	while( GET_BIT(UCSRA, 5)== 0x00)
     b7e:	eb e2       	ldi	r30, 0x2B	; 43
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	80 81       	ld	r24, Z
     b84:	82 95       	swap	r24
     b86:	86 95       	lsr	r24
     b88:	87 70       	andi	r24, 0x07	; 7
     b8a:	88 2f       	mov	r24, r24
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	81 70       	andi	r24, 0x01	; 1
     b90:	90 70       	andi	r25, 0x00	; 0
     b92:	00 97       	sbiw	r24, 0x00	; 0
     b94:	a1 f3       	breq	.-24     	; 0xb7e <UART_SendChar+0xc>
	{

	}
	/*Store the Data in the UDR register*/
	UDR = data;
     b96:	ec e2       	ldi	r30, 0x2C	; 44
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	89 81       	ldd	r24, Y+1	; 0x01
     b9c:	80 83       	st	Z, r24
	/* Clear TXC: USART Transmit Complete Flag */
	SET_BIT(UCSRA,6);
     b9e:	ab e2       	ldi	r26, 0x2B	; 43
     ba0:	b0 e0       	ldi	r27, 0x00	; 0
     ba2:	eb e2       	ldi	r30, 0x2B	; 43
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
     ba8:	80 64       	ori	r24, 0x40	; 64
     baa:	8c 93       	st	X, r24
}
     bac:	0f 90       	pop	r0
     bae:	cf 91       	pop	r28
     bb0:	df 91       	pop	r29
     bb2:	08 95       	ret

00000bb4 <UART_GetChar>:

u8 UART_GetChar(void)
{
     bb4:	df 93       	push	r29
     bb6:	cf 93       	push	r28
     bb8:	0f 92       	push	r0
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
  u8 Result;
 /*Wait until Reception Complete*/
  /*Check Bit 7  RXC: USART Receive Complete to be 1*/
  while( GET_BIT(UCSRA,7) == 0x00)
     bbe:	eb e2       	ldi	r30, 0x2B	; 43
     bc0:	f0 e0       	ldi	r31, 0x00	; 0
     bc2:	80 81       	ld	r24, Z
     bc4:	88 23       	and	r24, r24
     bc6:	dc f7       	brge	.-10     	; 0xbbe <UART_GetChar+0xa>
  {

  }
  /*Get the data from the UDR to a Result variable*/
  Result = UDR;
     bc8:	ec e2       	ldi	r30, 0x2C	; 44
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	89 83       	std	Y+1, r24	; 0x01
  /* Clear RXC: USART Receive Complete Flag */
  SET_BIT(UCSRA,7);
     bd0:	ab e2       	ldi	r26, 0x2B	; 43
     bd2:	b0 e0       	ldi	r27, 0x00	; 0
     bd4:	eb e2       	ldi	r30, 0x2B	; 43
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	80 68       	ori	r24, 0x80	; 128
     bdc:	8c 93       	st	X, r24
  return Result;
     bde:	89 81       	ldd	r24, Y+1	; 0x01

}
     be0:	0f 90       	pop	r0
     be2:	cf 91       	pop	r28
     be4:	df 91       	pop	r29
     be6:	08 95       	ret

00000be8 <SPI_vidInitMaster>:
#include "../DIO_DRV/DIO_Int.h"

#include "SPI_cfg.h"

void SPI_vidInitMaster(void)
{
     be8:	df 93       	push	r29
     bea:	cf 93       	push	r28
     bec:	cd b7       	in	r28, 0x3d	; 61
     bee:	de b7       	in	r29, 0x3e	; 62
	SPCR=0b01110000;
     bf0:	ed e2       	ldi	r30, 0x2D	; 45
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 e7       	ldi	r24, 0x70	; 112
     bf6:	80 83       	st	Z, r24
		CLR_BIT(SPSR, 0);
     bf8:	ae e2       	ldi	r26, 0x2E	; 46
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	ee e2       	ldi	r30, 0x2E	; 46
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	80 81       	ld	r24, Z
     c02:	8e 7f       	andi	r24, 0xFE	; 254
     c04:	8c 93       	st	X, r24

	/*MOSI -> PB5 as Output*/
	DIO_SetPinDir(PORTB, PIN_5, OUTPUT);
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	65 e0       	ldi	r22, 0x05	; 5
     c0a:	41 e0       	ldi	r20, 0x01	; 1
     c0c:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*MISO -> PB6 as Input*/
	DIO_SetPinDir(PORTB, PIN_6, INPUT);
     c10:	81 e0       	ldi	r24, 0x01	; 1
     c12:	66 e0       	ldi	r22, 0x06	; 6
     c14:	40 e0       	ldi	r20, 0x00	; 0
     c16:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*SCK-> PB7 as output*/
	DIO_SetPinDir(PORTB, PIN_7, OUTPUT);
     c1a:	81 e0       	ldi	r24, 0x01	; 1
     c1c:	67 e0       	ldi	r22, 0x07	; 7
     c1e:	41 e0       	ldi	r20, 0x01	; 1
     c20:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*SS -> PB4 as Output*/
	DIO_SetPinDir(PORTB, PIN_4, OUTPUT);
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	64 e0       	ldi	r22, 0x04	; 4
     c28:	41 e0       	ldi	r20, 0x01	; 1
     c2a:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>

}
     c2e:	cf 91       	pop	r28
     c30:	df 91       	pop	r29
     c32:	08 95       	ret

00000c34 <SPI_vidInitSlave>:
void SPI_vidInitSlave(void)
{
     c34:	df 93       	push	r29
     c36:	cf 93       	push	r28
     c38:	cd b7       	in	r28, 0x3d	; 61
     c3a:	de b7       	in	r29, 0x3e	; 62
	SPCR=0b01100000;
     c3c:	ed e2       	ldi	r30, 0x2D	; 45
     c3e:	f0 e0       	ldi	r31, 0x00	; 0
     c40:	80 e6       	ldi	r24, 0x60	; 96
     c42:	80 83       	st	Z, r24

	/*MOSI -> PB5 as Input*/
	DIO_SetPinDir(PORTB, PIN_5, INPUT);
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	65 e0       	ldi	r22, 0x05	; 5
     c48:	40 e0       	ldi	r20, 0x00	; 0
     c4a:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*MISO -> PB6 as Output*/
	DIO_SetPinDir(PORTB, PIN_6, OUTPUT);
     c4e:	81 e0       	ldi	r24, 0x01	; 1
     c50:	66 e0       	ldi	r22, 0x06	; 6
     c52:	41 e0       	ldi	r20, 0x01	; 1
     c54:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*SCK-> PB7 as Input*/
	DIO_SetPinDir(PORTB, PIN_7, INPUT);
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	67 e0       	ldi	r22, 0x07	; 7
     c5c:	40 e0       	ldi	r20, 0x00	; 0
     c5e:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*SS -> PB4 as Input*/
	DIO_SetPinDir(PORTB, PIN_4, OUTPUT);
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	64 e0       	ldi	r22, 0x04	; 4
     c66:	41 e0       	ldi	r20, 0x01	; 1
     c68:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>

}
     c6c:	cf 91       	pop	r28
     c6e:	df 91       	pop	r29
     c70:	08 95       	ret

00000c72 <SPI_u8Tranceiver_Master>:

u8 SPI_u8Tranceiver_Master(u8 Loc_u8data)
{
     c72:	df 93       	push	r29
     c74:	cf 93       	push	r28
     c76:	0f 92       	push	r0
     c78:	cd b7       	in	r28, 0x3d	; 61
     c7a:	de b7       	in	r29, 0x3e	; 62
     c7c:	89 83       	std	Y+1, r24	; 0x01
	/*Set SS pin to low*/
	DIO_SetPinVal(PORTB, PIN_4, LOW);
     c7e:	81 e0       	ldi	r24, 0x01	; 1
     c80:	64 e0       	ldi	r22, 0x04	; 4
     c82:	40 e0       	ldi	r20, 0x00	; 0
     c84:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>
	SPDR=Loc_u8data;
     c88:	ef e2       	ldi	r30, 0x2F	; 47
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	89 81       	ldd	r24, Y+1	; 0x01
     c8e:	80 83       	st	Z, r24
	while((GET_BIT(SPSR, 7))==0);
     c90:	ee e2       	ldi	r30, 0x2E	; 46
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	80 81       	ld	r24, Z
     c96:	88 23       	and	r24, r24
     c98:	dc f7       	brge	.-10     	; 0xc90 <SPI_u8Tranceiver_Master+0x1e>
	return SPDR;
     c9a:	ef e2       	ldi	r30, 0x2F	; 47
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z

}
     ca0:	0f 90       	pop	r0
     ca2:	cf 91       	pop	r28
     ca4:	df 91       	pop	r29
     ca6:	08 95       	ret

00000ca8 <SPI_u8Tranceiver_Slave>:
u8 SPI_u8Tranceiver_Slave(u8 Loc_u8data)
{
     ca8:	df 93       	push	r29
     caa:	cf 93       	push	r28
     cac:	0f 92       	push	r0
     cae:	cd b7       	in	r28, 0x3d	; 61
     cb0:	de b7       	in	r29, 0x3e	; 62
     cb2:	89 83       	std	Y+1, r24	; 0x01
	SPDR=Loc_u8data;
     cb4:	ef e2       	ldi	r30, 0x2F	; 47
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	89 81       	ldd	r24, Y+1	; 0x01
     cba:	80 83       	st	Z, r24
	while((GET_BIT(SPSR, 7))==0);
     cbc:	ee e2       	ldi	r30, 0x2E	; 46
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	88 23       	and	r24, r24
     cc4:	dc f7       	brge	.-10     	; 0xcbc <SPI_u8Tranceiver_Slave+0x14>
	return SPDR;
     cc6:	ef e2       	ldi	r30, 0x2F	; 47
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z

}
     ccc:	0f 90       	pop	r0
     cce:	cf 91       	pop	r28
     cd0:	df 91       	pop	r29
     cd2:	08 95       	ret

00000cd4 <Timer0_FastPwm>:
 * 			u8Duty_Cycle : Range from 0 to 100
 * Outputs : None
 * Notes :
 */
extern void Timer0_FastPwm( u8 u8Freq , u8 u8Duty_Cycle)
{
     cd4:	df 93       	push	r29
     cd6:	cf 93       	push	r28
     cd8:	00 d0       	rcall	.+0      	; 0xcda <Timer0_FastPwm+0x6>
     cda:	00 d0       	rcall	.+0      	; 0xcdc <Timer0_FastPwm+0x8>
     cdc:	00 d0       	rcall	.+0      	; 0xcde <Timer0_FastPwm+0xa>
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
     ce2:	8b 83       	std	Y+3, r24	; 0x03
     ce4:	6c 83       	std	Y+4, r22	; 0x04
	/* Set the Output Compare Register with required value*/
	u16 u16Calc_Duty_Cycle;
	u16Calc_Duty_Cycle= (u16)(u8Duty_Cycle*255)/100;
     ce6:	8c 81       	ldd	r24, Y+4	; 0x04
     ce8:	48 2f       	mov	r20, r24
     cea:	50 e0       	ldi	r21, 0x00	; 0
     cec:	ca 01       	movw	r24, r20
     cee:	9c 01       	movw	r18, r24
     cf0:	22 0f       	add	r18, r18
     cf2:	33 1f       	adc	r19, r19
     cf4:	c9 01       	movw	r24, r18
     cf6:	96 95       	lsr	r25
     cf8:	98 2f       	mov	r25, r24
     cfa:	88 27       	eor	r24, r24
     cfc:	97 95       	ror	r25
     cfe:	87 95       	ror	r24
     d00:	82 1b       	sub	r24, r18
     d02:	93 0b       	sbc	r25, r19
     d04:	84 0f       	add	r24, r20
     d06:	95 1f       	adc	r25, r21
     d08:	24 e6       	ldi	r18, 0x64	; 100
     d0a:	30 e0       	ldi	r19, 0x00	; 0
     d0c:	b9 01       	movw	r22, r18
     d0e:	0e 94 6d 13 	call	0x26da	; 0x26da <__udivmodhi4>
     d12:	cb 01       	movw	r24, r22
     d14:	9a 83       	std	Y+2, r25	; 0x02
     d16:	89 83       	std	Y+1, r24	; 0x01
	OCR0= u16Calc_Duty_Cycle;
     d18:	ec e5       	ldi	r30, 0x5C	; 92
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	80 83       	st	Z, r24

	/* Turn On the timer with the prescaling that the user entered*/
	/* if the user enters a wrong value it will be automatically set to no prescaling*/
	switch(u8Freq)
     d20:	8b 81       	ldd	r24, Y+3	; 0x03
     d22:	28 2f       	mov	r18, r24
     d24:	30 e0       	ldi	r19, 0x00	; 0
     d26:	3e 83       	std	Y+6, r19	; 0x06
     d28:	2d 83       	std	Y+5, r18	; 0x05
     d2a:	8d 81       	ldd	r24, Y+5	; 0x05
     d2c:	9e 81       	ldd	r25, Y+6	; 0x06
     d2e:	82 30       	cpi	r24, 0x02	; 2
     d30:	91 05       	cpc	r25, r1
     d32:	09 f4       	brne	.+2      	; 0xd36 <Timer0_FastPwm+0x62>
     d34:	48 c0       	rjmp	.+144    	; 0xdc6 <Timer0_FastPwm+0xf2>
     d36:	2d 81       	ldd	r18, Y+5	; 0x05
     d38:	3e 81       	ldd	r19, Y+6	; 0x06
     d3a:	23 30       	cpi	r18, 0x03	; 3
     d3c:	31 05       	cpc	r19, r1
     d3e:	54 f4       	brge	.+20     	; 0xd54 <Timer0_FastPwm+0x80>
     d40:	8d 81       	ldd	r24, Y+5	; 0x05
     d42:	9e 81       	ldd	r25, Y+6	; 0x06
     d44:	00 97       	sbiw	r24, 0x00	; 0
     d46:	99 f0       	breq	.+38     	; 0xd6e <Timer0_FastPwm+0x9a>
     d48:	2d 81       	ldd	r18, Y+5	; 0x05
     d4a:	3e 81       	ldd	r19, Y+6	; 0x06
     d4c:	21 30       	cpi	r18, 0x01	; 1
     d4e:	31 05       	cpc	r19, r1
     d50:	21 f1       	breq	.+72     	; 0xd9a <Timer0_FastPwm+0xc6>
     d52:	7b c0       	rjmp	.+246    	; 0xe4a <Timer0_FastPwm+0x176>
     d54:	8d 81       	ldd	r24, Y+5	; 0x05
     d56:	9e 81       	ldd	r25, Y+6	; 0x06
     d58:	83 30       	cpi	r24, 0x03	; 3
     d5a:	91 05       	cpc	r25, r1
     d5c:	09 f4       	brne	.+2      	; 0xd60 <Timer0_FastPwm+0x8c>
     d5e:	49 c0       	rjmp	.+146    	; 0xdf2 <Timer0_FastPwm+0x11e>
     d60:	2d 81       	ldd	r18, Y+5	; 0x05
     d62:	3e 81       	ldd	r19, Y+6	; 0x06
     d64:	24 30       	cpi	r18, 0x04	; 4
     d66:	31 05       	cpc	r19, r1
     d68:	09 f4       	brne	.+2      	; 0xd6c <Timer0_FastPwm+0x98>
     d6a:	59 c0       	rjmp	.+178    	; 0xe1e <Timer0_FastPwm+0x14a>
     d6c:	6e c0       	rjmp	.+220    	; 0xe4a <Timer0_FastPwm+0x176>

	case Freq_8_MHZ:
		/*Request no Prescale*/
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR0, 0);
     d6e:	a3 e5       	ldi	r26, 0x53	; 83
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	e3 e5       	ldi	r30, 0x53	; 83
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	81 60       	ori	r24, 0x01	; 1
     d7a:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
     d7c:	a3 e5       	ldi	r26, 0x53	; 83
     d7e:	b0 e0       	ldi	r27, 0x00	; 0
     d80:	e3 e5       	ldi	r30, 0x53	; 83
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	8d 7f       	andi	r24, 0xFD	; 253
     d88:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     d8a:	a3 e5       	ldi	r26, 0x53	; 83
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	e3 e5       	ldi	r30, 0x53	; 83
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	8b 7f       	andi	r24, 0xFB	; 251
     d96:	8c 93       	st	X, r24
     d98:	6d c0       	rjmp	.+218    	; 0xe74 <Timer0_FastPwm+0x1a0>
		break;
	case Freq_1_MHZ:
	    /*CS02:CS01:CS00*/
		/*0    1    0  : clk/8*/
		CLR_BIT(TCCR0, 0);
     d9a:	a3 e5       	ldi	r26, 0x53	; 83
     d9c:	b0 e0       	ldi	r27, 0x00	; 0
     d9e:	e3 e5       	ldi	r30, 0x53	; 83
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	8e 7f       	andi	r24, 0xFE	; 254
     da6:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 1);
     da8:	a3 e5       	ldi	r26, 0x53	; 83
     daa:	b0 e0       	ldi	r27, 0x00	; 0
     dac:	e3 e5       	ldi	r30, 0x53	; 83
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	82 60       	ori	r24, 0x02	; 2
     db4:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     db6:	a3 e5       	ldi	r26, 0x53	; 83
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	e3 e5       	ldi	r30, 0x53	; 83
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	8b 7f       	andi	r24, 0xFB	; 251
     dc2:	8c 93       	st	X, r24
     dc4:	57 c0       	rjmp	.+174    	; 0xe74 <Timer0_FastPwm+0x1a0>
		break;
	case Freq_125_KHZ:
	    /*CS02:CS01:CS00*/
		 /*0    1    1  : clk/64*/
		SET_BIT(TCCR0, 0);
     dc6:	a3 e5       	ldi	r26, 0x53	; 83
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	e3 e5       	ldi	r30, 0x53	; 83
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	81 60       	ori	r24, 0x01	; 1
     dd2:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 1);
     dd4:	a3 e5       	ldi	r26, 0x53	; 83
     dd6:	b0 e0       	ldi	r27, 0x00	; 0
     dd8:	e3 e5       	ldi	r30, 0x53	; 83
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	80 81       	ld	r24, Z
     dde:	82 60       	ori	r24, 0x02	; 2
     de0:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     de2:	a3 e5       	ldi	r26, 0x53	; 83
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e3 e5       	ldi	r30, 0x53	; 83
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	8b 7f       	andi	r24, 0xFB	; 251
     dee:	8c 93       	st	X, r24
     df0:	41 c0       	rjmp	.+130    	; 0xe74 <Timer0_FastPwm+0x1a0>
		break;
	case Freq_312_KHZ:
	    /*CS02:CS01:CS00*/
		/*1    0    0  : clk/256*/
		CLR_BIT(TCCR0, 0);
     df2:	a3 e5       	ldi	r26, 0x53	; 83
     df4:	b0 e0       	ldi	r27, 0x00	; 0
     df6:	e3 e5       	ldi	r30, 0x53	; 83
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	8e 7f       	andi	r24, 0xFE	; 254
     dfe:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
     e00:	a3 e5       	ldi	r26, 0x53	; 83
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	e3 e5       	ldi	r30, 0x53	; 83
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	8d 7f       	andi	r24, 0xFD	; 253
     e0c:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 2);
     e0e:	a3 e5       	ldi	r26, 0x53	; 83
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	e3 e5       	ldi	r30, 0x53	; 83
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	84 60       	ori	r24, 0x04	; 4
     e1a:	8c 93       	st	X, r24
     e1c:	2b c0       	rjmp	.+86     	; 0xe74 <Timer0_FastPwm+0x1a0>
		break;
	case Freq_7812_HZ:
	    /*CS02:CS01:CS00*/
		 /*1    0    1  : clk/1024*/
		SET_BIT(TCCR0, 0);
     e1e:	a3 e5       	ldi	r26, 0x53	; 83
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	e3 e5       	ldi	r30, 0x53	; 83
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	81 60       	ori	r24, 0x01	; 1
     e2a:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
     e2c:	a3 e5       	ldi	r26, 0x53	; 83
     e2e:	b0 e0       	ldi	r27, 0x00	; 0
     e30:	e3 e5       	ldi	r30, 0x53	; 83
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	8d 7f       	andi	r24, 0xFD	; 253
     e38:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 2);
     e3a:	a3 e5       	ldi	r26, 0x53	; 83
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e3 e5       	ldi	r30, 0x53	; 83
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	84 60       	ori	r24, 0x04	; 4
     e46:	8c 93       	st	X, r24
     e48:	15 c0       	rjmp	.+42     	; 0xe74 <Timer0_FastPwm+0x1a0>
		break;
	default:
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR0, 0);
     e4a:	a3 e5       	ldi	r26, 0x53	; 83
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	e3 e5       	ldi	r30, 0x53	; 83
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	81 60       	ori	r24, 0x01	; 1
     e56:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
     e58:	a3 e5       	ldi	r26, 0x53	; 83
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	e3 e5       	ldi	r30, 0x53	; 83
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	8d 7f       	andi	r24, 0xFD	; 253
     e64:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     e66:	a3 e5       	ldi	r26, 0x53	; 83
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e3 e5       	ldi	r30, 0x53	; 83
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	8b 7f       	andi	r24, 0xFB	; 251
     e72:	8c 93       	st	X, r24
		break;
	}
	/*TCCR0 Register configuration */
	/*Select the timer mode to be FAST PWM by setting bits WGM01 to 1 and WGM00 to 1 in register TCCR0*/
	/*Set Bit WGM01(Bit 3) to 1*/
	SET_BIT(TCCR0, 3);
     e74:	a3 e5       	ldi	r26, 0x53	; 83
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	e3 e5       	ldi	r30, 0x53	; 83
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	88 60       	ori	r24, 0x08	; 8
     e80:	8c 93       	st	X, r24
	/*Set Bit WGM00 (Bit6) to 1*/
	SET_BIT(TCCR0, 6);
     e82:	a3 e5       	ldi	r26, 0x53	; 83
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	e3 e5       	ldi	r30, 0x53	; 83
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	80 64       	ori	r24, 0x40	; 64
     e8e:	8c 93       	st	X, r24
	/*Select the Port mode to be Clear OC0 on compare match       */
	/* by setting bits COM00 to 0 and COM01 to 1 in register TCCR0*/
	/*Clear Bit COM00(Bit 4)*/
	CLR_BIT(TCCR0, 4);
     e90:	a3 e5       	ldi	r26, 0x53	; 83
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	e3 e5       	ldi	r30, 0x53	; 83
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	8f 7e       	andi	r24, 0xEF	; 239
     e9c:	8c 93       	st	X, r24
	/*Set Bit COM01(Bit 5) to 1*/
	SET_BIT(TCCR0, 5);
     e9e:	a3 e5       	ldi	r26, 0x53	; 83
     ea0:	b0 e0       	ldi	r27, 0x00	; 0
     ea2:	e3 e5       	ldi	r30, 0x53	; 83
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	80 62       	ori	r24, 0x20	; 32
     eaa:	8c 93       	st	X, r24
	/*Set the OC0 pin as output OC0 -> PB3*/
	DIO_SetPinDir(PORTB,PIN_3,OUTPUT);
     eac:	81 e0       	ldi	r24, 0x01	; 1
     eae:	63 e0       	ldi	r22, 0x03	; 3
     eb0:	41 e0       	ldi	r20, 0x01	; 1
     eb2:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*Force output compare not used Clear bit7 FOC0*/
	CLR_BIT(TCCR0, 7);
     eb6:	a3 e5       	ldi	r26, 0x53	; 83
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	e3 e5       	ldi	r30, 0x53	; 83
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	8f 77       	andi	r24, 0x7F	; 127
     ec2:	8c 93       	st	X, r24

}
     ec4:	26 96       	adiw	r28, 0x06	; 6
     ec6:	0f b6       	in	r0, 0x3f	; 63
     ec8:	f8 94       	cli
     eca:	de bf       	out	0x3e, r29	; 62
     ecc:	0f be       	out	0x3f, r0	; 63
     ece:	cd bf       	out	0x3d, r28	; 61
     ed0:	cf 91       	pop	r28
     ed2:	df 91       	pop	r29
     ed4:	08 95       	ret

00000ed6 <Timer0_PhaseCorrectPwm>:
 * 			u8Duty_Cycle : Range from 0 to 100
 * Outputs : None
 * Notes :
 */
extern void Timer0_PhaseCorrectPwm( u8 u8Freq , u8 u8Duty_Cycle)
{
     ed6:	df 93       	push	r29
     ed8:	cf 93       	push	r28
     eda:	00 d0       	rcall	.+0      	; 0xedc <Timer0_PhaseCorrectPwm+0x6>
     edc:	00 d0       	rcall	.+0      	; 0xede <Timer0_PhaseCorrectPwm+0x8>
     ede:	00 d0       	rcall	.+0      	; 0xee0 <Timer0_PhaseCorrectPwm+0xa>
     ee0:	cd b7       	in	r28, 0x3d	; 61
     ee2:	de b7       	in	r29, 0x3e	; 62
     ee4:	8b 83       	std	Y+3, r24	; 0x03
     ee6:	6c 83       	std	Y+4, r22	; 0x04
	/* Set the Output Compare Register with required value*/
	u16 u16Calc_Duty_Cycle;
	u16Calc_Duty_Cycle= (u16)(u8Duty_Cycle*255)/100;
     ee8:	8c 81       	ldd	r24, Y+4	; 0x04
     eea:	48 2f       	mov	r20, r24
     eec:	50 e0       	ldi	r21, 0x00	; 0
     eee:	ca 01       	movw	r24, r20
     ef0:	9c 01       	movw	r18, r24
     ef2:	22 0f       	add	r18, r18
     ef4:	33 1f       	adc	r19, r19
     ef6:	c9 01       	movw	r24, r18
     ef8:	96 95       	lsr	r25
     efa:	98 2f       	mov	r25, r24
     efc:	88 27       	eor	r24, r24
     efe:	97 95       	ror	r25
     f00:	87 95       	ror	r24
     f02:	82 1b       	sub	r24, r18
     f04:	93 0b       	sbc	r25, r19
     f06:	84 0f       	add	r24, r20
     f08:	95 1f       	adc	r25, r21
     f0a:	24 e6       	ldi	r18, 0x64	; 100
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	b9 01       	movw	r22, r18
     f10:	0e 94 6d 13 	call	0x26da	; 0x26da <__udivmodhi4>
     f14:	cb 01       	movw	r24, r22
     f16:	9a 83       	std	Y+2, r25	; 0x02
     f18:	89 83       	std	Y+1, r24	; 0x01
	OCR0= u16Calc_Duty_Cycle;
     f1a:	ec e5       	ldi	r30, 0x5C	; 92
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	89 81       	ldd	r24, Y+1	; 0x01
     f20:	80 83       	st	Z, r24

	/* Turn On the timer with the prescaling that the user entered*/
	/* if the user enters a wrong value it will be automatically set to no prescaling*/
	switch(u8Freq)
     f22:	8b 81       	ldd	r24, Y+3	; 0x03
     f24:	28 2f       	mov	r18, r24
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	3e 83       	std	Y+6, r19	; 0x06
     f2a:	2d 83       	std	Y+5, r18	; 0x05
     f2c:	8d 81       	ldd	r24, Y+5	; 0x05
     f2e:	9e 81       	ldd	r25, Y+6	; 0x06
     f30:	82 30       	cpi	r24, 0x02	; 2
     f32:	91 05       	cpc	r25, r1
     f34:	09 f4       	brne	.+2      	; 0xf38 <Timer0_PhaseCorrectPwm+0x62>
     f36:	48 c0       	rjmp	.+144    	; 0xfc8 <Timer0_PhaseCorrectPwm+0xf2>
     f38:	2d 81       	ldd	r18, Y+5	; 0x05
     f3a:	3e 81       	ldd	r19, Y+6	; 0x06
     f3c:	23 30       	cpi	r18, 0x03	; 3
     f3e:	31 05       	cpc	r19, r1
     f40:	54 f4       	brge	.+20     	; 0xf56 <Timer0_PhaseCorrectPwm+0x80>
     f42:	8d 81       	ldd	r24, Y+5	; 0x05
     f44:	9e 81       	ldd	r25, Y+6	; 0x06
     f46:	00 97       	sbiw	r24, 0x00	; 0
     f48:	99 f0       	breq	.+38     	; 0xf70 <Timer0_PhaseCorrectPwm+0x9a>
     f4a:	2d 81       	ldd	r18, Y+5	; 0x05
     f4c:	3e 81       	ldd	r19, Y+6	; 0x06
     f4e:	21 30       	cpi	r18, 0x01	; 1
     f50:	31 05       	cpc	r19, r1
     f52:	21 f1       	breq	.+72     	; 0xf9c <Timer0_PhaseCorrectPwm+0xc6>
     f54:	7b c0       	rjmp	.+246    	; 0x104c <Timer0_PhaseCorrectPwm+0x176>
     f56:	8d 81       	ldd	r24, Y+5	; 0x05
     f58:	9e 81       	ldd	r25, Y+6	; 0x06
     f5a:	83 30       	cpi	r24, 0x03	; 3
     f5c:	91 05       	cpc	r25, r1
     f5e:	09 f4       	brne	.+2      	; 0xf62 <Timer0_PhaseCorrectPwm+0x8c>
     f60:	49 c0       	rjmp	.+146    	; 0xff4 <Timer0_PhaseCorrectPwm+0x11e>
     f62:	2d 81       	ldd	r18, Y+5	; 0x05
     f64:	3e 81       	ldd	r19, Y+6	; 0x06
     f66:	24 30       	cpi	r18, 0x04	; 4
     f68:	31 05       	cpc	r19, r1
     f6a:	09 f4       	brne	.+2      	; 0xf6e <Timer0_PhaseCorrectPwm+0x98>
     f6c:	59 c0       	rjmp	.+178    	; 0x1020 <Timer0_PhaseCorrectPwm+0x14a>
     f6e:	6e c0       	rjmp	.+220    	; 0x104c <Timer0_PhaseCorrectPwm+0x176>

	case Freq_8_MHZ:
		/*Request no Prescale*/
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR0, 0);
     f70:	a3 e5       	ldi	r26, 0x53	; 83
     f72:	b0 e0       	ldi	r27, 0x00	; 0
     f74:	e3 e5       	ldi	r30, 0x53	; 83
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	81 60       	ori	r24, 0x01	; 1
     f7c:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
     f7e:	a3 e5       	ldi	r26, 0x53	; 83
     f80:	b0 e0       	ldi	r27, 0x00	; 0
     f82:	e3 e5       	ldi	r30, 0x53	; 83
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	80 81       	ld	r24, Z
     f88:	8d 7f       	andi	r24, 0xFD	; 253
     f8a:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     f8c:	a3 e5       	ldi	r26, 0x53	; 83
     f8e:	b0 e0       	ldi	r27, 0x00	; 0
     f90:	e3 e5       	ldi	r30, 0x53	; 83
     f92:	f0 e0       	ldi	r31, 0x00	; 0
     f94:	80 81       	ld	r24, Z
     f96:	8b 7f       	andi	r24, 0xFB	; 251
     f98:	8c 93       	st	X, r24
     f9a:	6d c0       	rjmp	.+218    	; 0x1076 <Timer0_PhaseCorrectPwm+0x1a0>
		break;
	case Freq_1_MHZ:
	    /*CS02:CS01:CS00*/
		/*0    1    0  : clk/8*/
		CLR_BIT(TCCR0, 0);
     f9c:	a3 e5       	ldi	r26, 0x53	; 83
     f9e:	b0 e0       	ldi	r27, 0x00	; 0
     fa0:	e3 e5       	ldi	r30, 0x53	; 83
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	8e 7f       	andi	r24, 0xFE	; 254
     fa8:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 1);
     faa:	a3 e5       	ldi	r26, 0x53	; 83
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e3 e5       	ldi	r30, 0x53	; 83
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	82 60       	ori	r24, 0x02	; 2
     fb6:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     fb8:	a3 e5       	ldi	r26, 0x53	; 83
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	e3 e5       	ldi	r30, 0x53	; 83
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	8b 7f       	andi	r24, 0xFB	; 251
     fc4:	8c 93       	st	X, r24
     fc6:	57 c0       	rjmp	.+174    	; 0x1076 <Timer0_PhaseCorrectPwm+0x1a0>
		break;
	case Freq_125_KHZ:
	    /*CS02:CS01:CS00*/
		 /*0    1    1  : clk/64*/
		SET_BIT(TCCR0, 0);
     fc8:	a3 e5       	ldi	r26, 0x53	; 83
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	e3 e5       	ldi	r30, 0x53	; 83
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	81 60       	ori	r24, 0x01	; 1
     fd4:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 1);
     fd6:	a3 e5       	ldi	r26, 0x53	; 83
     fd8:	b0 e0       	ldi	r27, 0x00	; 0
     fda:	e3 e5       	ldi	r30, 0x53	; 83
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	82 60       	ori	r24, 0x02	; 2
     fe2:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
     fe4:	a3 e5       	ldi	r26, 0x53	; 83
     fe6:	b0 e0       	ldi	r27, 0x00	; 0
     fe8:	e3 e5       	ldi	r30, 0x53	; 83
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	8b 7f       	andi	r24, 0xFB	; 251
     ff0:	8c 93       	st	X, r24
     ff2:	41 c0       	rjmp	.+130    	; 0x1076 <Timer0_PhaseCorrectPwm+0x1a0>
		break;
	case Freq_312_KHZ:
	    /*CS02:CS01:CS00*/
		/*1    0    0  : clk/256*/
		CLR_BIT(TCCR0, 0);
     ff4:	a3 e5       	ldi	r26, 0x53	; 83
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e3 e5       	ldi	r30, 0x53	; 83
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	8e 7f       	andi	r24, 0xFE	; 254
    1000:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
    1002:	a3 e5       	ldi	r26, 0x53	; 83
    1004:	b0 e0       	ldi	r27, 0x00	; 0
    1006:	e3 e5       	ldi	r30, 0x53	; 83
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	8d 7f       	andi	r24, 0xFD	; 253
    100e:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 2);
    1010:	a3 e5       	ldi	r26, 0x53	; 83
    1012:	b0 e0       	ldi	r27, 0x00	; 0
    1014:	e3 e5       	ldi	r30, 0x53	; 83
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	84 60       	ori	r24, 0x04	; 4
    101c:	8c 93       	st	X, r24
    101e:	2b c0       	rjmp	.+86     	; 0x1076 <Timer0_PhaseCorrectPwm+0x1a0>
		break;
	case Freq_7812_HZ:
	    /*CS02:CS01:CS00*/
		 /*1    0    1  : clk/1024*/
		SET_BIT(TCCR0, 0);
    1020:	a3 e5       	ldi	r26, 0x53	; 83
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	e3 e5       	ldi	r30, 0x53	; 83
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	81 60       	ori	r24, 0x01	; 1
    102c:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
    102e:	a3 e5       	ldi	r26, 0x53	; 83
    1030:	b0 e0       	ldi	r27, 0x00	; 0
    1032:	e3 e5       	ldi	r30, 0x53	; 83
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	80 81       	ld	r24, Z
    1038:	8d 7f       	andi	r24, 0xFD	; 253
    103a:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 2);
    103c:	a3 e5       	ldi	r26, 0x53	; 83
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e3 e5       	ldi	r30, 0x53	; 83
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	84 60       	ori	r24, 0x04	; 4
    1048:	8c 93       	st	X, r24
    104a:	15 c0       	rjmp	.+42     	; 0x1076 <Timer0_PhaseCorrectPwm+0x1a0>
		break;
	default:
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR0, 0);
    104c:	a3 e5       	ldi	r26, 0x53	; 83
    104e:	b0 e0       	ldi	r27, 0x00	; 0
    1050:	e3 e5       	ldi	r30, 0x53	; 83
    1052:	f0 e0       	ldi	r31, 0x00	; 0
    1054:	80 81       	ld	r24, Z
    1056:	81 60       	ori	r24, 0x01	; 1
    1058:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 1);
    105a:	a3 e5       	ldi	r26, 0x53	; 83
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e3 e5       	ldi	r30, 0x53	; 83
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	8d 7f       	andi	r24, 0xFD	; 253
    1066:	8c 93       	st	X, r24
		CLR_BIT(TCCR0, 2);
    1068:	a3 e5       	ldi	r26, 0x53	; 83
    106a:	b0 e0       	ldi	r27, 0x00	; 0
    106c:	e3 e5       	ldi	r30, 0x53	; 83
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	8b 7f       	andi	r24, 0xFB	; 251
    1074:	8c 93       	st	X, r24
		break;
	}
	/*TCCR0 Register configuration */
	/*Select the timer mode to be PWM, Phase Correct by setting bits WGM00 to 1 and WGM01 to 0 in register TCCR0*/
	/*Clear Bit WGM01(Bit 3)*/
	CLR_BIT(TCCR0, 3);
    1076:	a3 e5       	ldi	r26, 0x53	; 83
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	e3 e5       	ldi	r30, 0x53	; 83
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	87 7f       	andi	r24, 0xF7	; 247
    1082:	8c 93       	st	X, r24
	/*Set Bit WGM00 (Bit6) to 1*/
	SET_BIT(TCCR0, 6);
    1084:	a3 e5       	ldi	r26, 0x53	; 83
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e3 e5       	ldi	r30, 0x53	; 83
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	80 64       	ori	r24, 0x40	; 64
    1090:	8c 93       	st	X, r24
	/*Select the Port mode to be Clear OC0 on compare match       */
	/* by setting bits COM00 to 0 and COM01 to 1 in register TCCR0*/
	/*Clear Bit COM00(Bit 4)*/
	CLR_BIT(TCCR0, 4);
    1092:	a3 e5       	ldi	r26, 0x53	; 83
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	e3 e5       	ldi	r30, 0x53	; 83
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	8f 7e       	andi	r24, 0xEF	; 239
    109e:	8c 93       	st	X, r24
	/*Set Bit COM01(Bit 5) to 1*/
	SET_BIT(TCCR0, 5);
    10a0:	a3 e5       	ldi	r26, 0x53	; 83
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	e3 e5       	ldi	r30, 0x53	; 83
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	80 62       	ori	r24, 0x20	; 32
    10ac:	8c 93       	st	X, r24
	/*Set the OC0 pin as output OC0 -> PB3*/
	DIO_SetPinDir(PORTB,PIN_3,OUTPUT);
    10ae:	81 e0       	ldi	r24, 0x01	; 1
    10b0:	63 e0       	ldi	r22, 0x03	; 3
    10b2:	41 e0       	ldi	r20, 0x01	; 1
    10b4:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*Force output compare not used Clear bit7 FOC0*/
	CLR_BIT(TCCR0, 7);
    10b8:	a3 e5       	ldi	r26, 0x53	; 83
    10ba:	b0 e0       	ldi	r27, 0x00	; 0
    10bc:	e3 e5       	ldi	r30, 0x53	; 83
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	8f 77       	andi	r24, 0x7F	; 127
    10c4:	8c 93       	st	X, r24
}
    10c6:	26 96       	adiw	r28, 0x06	; 6
    10c8:	0f b6       	in	r0, 0x3f	; 63
    10ca:	f8 94       	cli
    10cc:	de bf       	out	0x3e, r29	; 62
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	cd bf       	out	0x3d, r28	; 61
    10d2:	cf 91       	pop	r28
    10d4:	df 91       	pop	r29
    10d6:	08 95       	ret

000010d8 <LCD_vidInit>:
/* Description! Apply initialization sequence for LCD module                           */
/* Input      ! Nothing                                                                */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidInit(void)
{
    10d8:	0f 93       	push	r16
    10da:	1f 93       	push	r17
    10dc:	df 93       	push	r29
    10de:	cf 93       	push	r28
    10e0:	cd b7       	in	r28, 0x3d	; 61
    10e2:	de b7       	in	r29, 0x3e	; 62
    10e4:	c4 55       	subi	r28, 0x54	; 84
    10e6:	d0 40       	sbci	r29, 0x00	; 0
    10e8:	0f b6       	in	r0, 0x3f	; 63
    10ea:	f8 94       	cli
    10ec:	de bf       	out	0x3e, r29	; 62
    10ee:	0f be       	out	0x3f, r0	; 63
    10f0:	cd bf       	out	0x3d, r28	; 61
	/*Configure LCD Data pins as output*/
	DIO_SetPortDir(DATA_PORT,0xFF);
    10f2:	83 e0       	ldi	r24, 0x03	; 3
    10f4:	6f ef       	ldi	r22, 0xFF	; 255
    10f6:	0e 94 ce 11 	call	0x239c	; 0x239c <DIO_SetPortDir>
	/*Configure the PIN E as output*/
	DIO_SetPinDir(EN_PORT, EN_PIN, OUTPUT);
    10fa:	80 e0       	ldi	r24, 0x00	; 0
    10fc:	62 e0       	ldi	r22, 0x02	; 2
    10fe:	41 e0       	ldi	r20, 0x01	; 1
    1100:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*Configure the PIN RW as output*/
	DIO_SetPinDir(RW_PORT, RW_PIN, OUTPUT);
    1104:	80 e0       	ldi	r24, 0x00	; 0
    1106:	61 e0       	ldi	r22, 0x01	; 1
    1108:	41 e0       	ldi	r20, 0x01	; 1
    110a:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
	/*Configure the PIN RS as output*/
	DIO_SetPinDir(RS_PORT, RS_PIN, OUTPUT);
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	60 e0       	ldi	r22, 0x00	; 0
    1112:	41 e0       	ldi	r20, 0x01	; 1
    1114:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
    1118:	fe 01       	movw	r30, r28
    111a:	ef 5a       	subi	r30, 0xAF	; 175
    111c:	ff 4f       	sbci	r31, 0xFF	; 255
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	a0 ef       	ldi	r26, 0xF0	; 240
    1124:	b1 e4       	ldi	r27, 0x41	; 65
    1126:	80 83       	st	Z, r24
    1128:	91 83       	std	Z+1, r25	; 0x01
    112a:	a2 83       	std	Z+2, r26	; 0x02
    112c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    112e:	8e 01       	movw	r16, r28
    1130:	03 5b       	subi	r16, 0xB3	; 179
    1132:	1f 4f       	sbci	r17, 0xFF	; 255
    1134:	fe 01       	movw	r30, r28
    1136:	ef 5a       	subi	r30, 0xAF	; 175
    1138:	ff 4f       	sbci	r31, 0xFF	; 255
    113a:	60 81       	ld	r22, Z
    113c:	71 81       	ldd	r23, Z+1	; 0x01
    113e:	82 81       	ldd	r24, Z+2	; 0x02
    1140:	93 81       	ldd	r25, Z+3	; 0x03
    1142:	20 e0       	ldi	r18, 0x00	; 0
    1144:	30 e8       	ldi	r19, 0x80	; 128
    1146:	4b e3       	ldi	r20, 0x3B	; 59
    1148:	55 e4       	ldi	r21, 0x45	; 69
    114a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    114e:	dc 01       	movw	r26, r24
    1150:	cb 01       	movw	r24, r22
    1152:	f8 01       	movw	r30, r16
    1154:	80 83       	st	Z, r24
    1156:	91 83       	std	Z+1, r25	; 0x01
    1158:	a2 83       	std	Z+2, r26	; 0x02
    115a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    115c:	fe 01       	movw	r30, r28
    115e:	e3 5b       	subi	r30, 0xB3	; 179
    1160:	ff 4f       	sbci	r31, 0xFF	; 255
    1162:	60 81       	ld	r22, Z
    1164:	71 81       	ldd	r23, Z+1	; 0x01
    1166:	82 81       	ldd	r24, Z+2	; 0x02
    1168:	93 81       	ldd	r25, Z+3	; 0x03
    116a:	20 e0       	ldi	r18, 0x00	; 0
    116c:	30 e0       	ldi	r19, 0x00	; 0
    116e:	40 e8       	ldi	r20, 0x80	; 128
    1170:	5f e3       	ldi	r21, 0x3F	; 63
    1172:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1176:	88 23       	and	r24, r24
    1178:	44 f4       	brge	.+16     	; 0x118a <LCD_vidInit+0xb2>
		__ticks = 1;
    117a:	fe 01       	movw	r30, r28
    117c:	e5 5b       	subi	r30, 0xB5	; 181
    117e:	ff 4f       	sbci	r31, 0xFF	; 255
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	91 83       	std	Z+1, r25	; 0x01
    1186:	80 83       	st	Z, r24
    1188:	64 c0       	rjmp	.+200    	; 0x1252 <LCD_vidInit+0x17a>
	else if (__tmp > 65535)
    118a:	fe 01       	movw	r30, r28
    118c:	e3 5b       	subi	r30, 0xB3	; 179
    118e:	ff 4f       	sbci	r31, 0xFF	; 255
    1190:	60 81       	ld	r22, Z
    1192:	71 81       	ldd	r23, Z+1	; 0x01
    1194:	82 81       	ldd	r24, Z+2	; 0x02
    1196:	93 81       	ldd	r25, Z+3	; 0x03
    1198:	20 e0       	ldi	r18, 0x00	; 0
    119a:	3f ef       	ldi	r19, 0xFF	; 255
    119c:	4f e7       	ldi	r20, 0x7F	; 127
    119e:	57 e4       	ldi	r21, 0x47	; 71
    11a0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    11a4:	18 16       	cp	r1, r24
    11a6:	0c f0       	brlt	.+2      	; 0x11aa <LCD_vidInit+0xd2>
    11a8:	43 c0       	rjmp	.+134    	; 0x1230 <LCD_vidInit+0x158>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11aa:	fe 01       	movw	r30, r28
    11ac:	ef 5a       	subi	r30, 0xAF	; 175
    11ae:	ff 4f       	sbci	r31, 0xFF	; 255
    11b0:	60 81       	ld	r22, Z
    11b2:	71 81       	ldd	r23, Z+1	; 0x01
    11b4:	82 81       	ldd	r24, Z+2	; 0x02
    11b6:	93 81       	ldd	r25, Z+3	; 0x03
    11b8:	20 e0       	ldi	r18, 0x00	; 0
    11ba:	30 e0       	ldi	r19, 0x00	; 0
    11bc:	40 e2       	ldi	r20, 0x20	; 32
    11be:	51 e4       	ldi	r21, 0x41	; 65
    11c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11c4:	dc 01       	movw	r26, r24
    11c6:	cb 01       	movw	r24, r22
    11c8:	8e 01       	movw	r16, r28
    11ca:	05 5b       	subi	r16, 0xB5	; 181
    11cc:	1f 4f       	sbci	r17, 0xFF	; 255
    11ce:	bc 01       	movw	r22, r24
    11d0:	cd 01       	movw	r24, r26
    11d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11d6:	dc 01       	movw	r26, r24
    11d8:	cb 01       	movw	r24, r22
    11da:	f8 01       	movw	r30, r16
    11dc:	91 83       	std	Z+1, r25	; 0x01
    11de:	80 83       	st	Z, r24
    11e0:	1f c0       	rjmp	.+62     	; 0x1220 <LCD_vidInit+0x148>
    11e2:	fe 01       	movw	r30, r28
    11e4:	e7 5b       	subi	r30, 0xB7	; 183
    11e6:	ff 4f       	sbci	r31, 0xFF	; 255
    11e8:	8c e2       	ldi	r24, 0x2C	; 44
    11ea:	91 e0       	ldi	r25, 0x01	; 1
    11ec:	91 83       	std	Z+1, r25	; 0x01
    11ee:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    11f0:	fe 01       	movw	r30, r28
    11f2:	e7 5b       	subi	r30, 0xB7	; 183
    11f4:	ff 4f       	sbci	r31, 0xFF	; 255
    11f6:	80 81       	ld	r24, Z
    11f8:	91 81       	ldd	r25, Z+1	; 0x01
    11fa:	01 97       	sbiw	r24, 0x01	; 1
    11fc:	f1 f7       	brne	.-4      	; 0x11fa <LCD_vidInit+0x122>
    11fe:	fe 01       	movw	r30, r28
    1200:	e7 5b       	subi	r30, 0xB7	; 183
    1202:	ff 4f       	sbci	r31, 0xFF	; 255
    1204:	91 83       	std	Z+1, r25	; 0x01
    1206:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1208:	de 01       	movw	r26, r28
    120a:	a5 5b       	subi	r26, 0xB5	; 181
    120c:	bf 4f       	sbci	r27, 0xFF	; 255
    120e:	fe 01       	movw	r30, r28
    1210:	e5 5b       	subi	r30, 0xB5	; 181
    1212:	ff 4f       	sbci	r31, 0xFF	; 255
    1214:	80 81       	ld	r24, Z
    1216:	91 81       	ldd	r25, Z+1	; 0x01
    1218:	01 97       	sbiw	r24, 0x01	; 1
    121a:	11 96       	adiw	r26, 0x01	; 1
    121c:	9c 93       	st	X, r25
    121e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1220:	fe 01       	movw	r30, r28
    1222:	e5 5b       	subi	r30, 0xB5	; 181
    1224:	ff 4f       	sbci	r31, 0xFF	; 255
    1226:	80 81       	ld	r24, Z
    1228:	91 81       	ldd	r25, Z+1	; 0x01
    122a:	00 97       	sbiw	r24, 0x00	; 0
    122c:	d1 f6       	brne	.-76     	; 0x11e2 <LCD_vidInit+0x10a>
    122e:	27 c0       	rjmp	.+78     	; 0x127e <LCD_vidInit+0x1a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1230:	8e 01       	movw	r16, r28
    1232:	05 5b       	subi	r16, 0xB5	; 181
    1234:	1f 4f       	sbci	r17, 0xFF	; 255
    1236:	fe 01       	movw	r30, r28
    1238:	e3 5b       	subi	r30, 0xB3	; 179
    123a:	ff 4f       	sbci	r31, 0xFF	; 255
    123c:	60 81       	ld	r22, Z
    123e:	71 81       	ldd	r23, Z+1	; 0x01
    1240:	82 81       	ldd	r24, Z+2	; 0x02
    1242:	93 81       	ldd	r25, Z+3	; 0x03
    1244:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1248:	dc 01       	movw	r26, r24
    124a:	cb 01       	movw	r24, r22
    124c:	f8 01       	movw	r30, r16
    124e:	91 83       	std	Z+1, r25	; 0x01
    1250:	80 83       	st	Z, r24
    1252:	de 01       	movw	r26, r28
    1254:	a9 5b       	subi	r26, 0xB9	; 185
    1256:	bf 4f       	sbci	r27, 0xFF	; 255
    1258:	fe 01       	movw	r30, r28
    125a:	e5 5b       	subi	r30, 0xB5	; 181
    125c:	ff 4f       	sbci	r31, 0xFF	; 255
    125e:	80 81       	ld	r24, Z
    1260:	91 81       	ldd	r25, Z+1	; 0x01
    1262:	8d 93       	st	X+, r24
    1264:	9c 93       	st	X, r25
    1266:	fe 01       	movw	r30, r28
    1268:	e9 5b       	subi	r30, 0xB9	; 185
    126a:	ff 4f       	sbci	r31, 0xFF	; 255
    126c:	80 81       	ld	r24, Z
    126e:	91 81       	ldd	r25, Z+1	; 0x01
    1270:	01 97       	sbiw	r24, 0x01	; 1
    1272:	f1 f7       	brne	.-4      	; 0x1270 <LCD_vidInit+0x198>
    1274:	fe 01       	movw	r30, r28
    1276:	e9 5b       	subi	r30, 0xB9	; 185
    1278:	ff 4f       	sbci	r31, 0xFF	; 255
    127a:	91 83       	std	Z+1, r25	; 0x01
    127c:	80 83       	st	Z, r24

	/* Delay 30ms to ensure the initialization of the LCD driver */
	_delay_ms(30);

	/* Return Home  */
	LCD_vidSendCommand(lcd_Home);
    127e:	82 e0       	ldi	r24, 0x02	; 2
    1280:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
    1284:	fe 01       	movw	r30, r28
    1286:	ed 5b       	subi	r30, 0xBD	; 189
    1288:	ff 4f       	sbci	r31, 0xFF	; 255
    128a:	80 e0       	ldi	r24, 0x00	; 0
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	a0 e7       	ldi	r26, 0x70	; 112
    1290:	b1 e4       	ldi	r27, 0x41	; 65
    1292:	80 83       	st	Z, r24
    1294:	91 83       	std	Z+1, r25	; 0x01
    1296:	a2 83       	std	Z+2, r26	; 0x02
    1298:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    129a:	8e 01       	movw	r16, r28
    129c:	01 5c       	subi	r16, 0xC1	; 193
    129e:	1f 4f       	sbci	r17, 0xFF	; 255
    12a0:	fe 01       	movw	r30, r28
    12a2:	ed 5b       	subi	r30, 0xBD	; 189
    12a4:	ff 4f       	sbci	r31, 0xFF	; 255
    12a6:	60 81       	ld	r22, Z
    12a8:	71 81       	ldd	r23, Z+1	; 0x01
    12aa:	82 81       	ldd	r24, Z+2	; 0x02
    12ac:	93 81       	ldd	r25, Z+3	; 0x03
    12ae:	20 e0       	ldi	r18, 0x00	; 0
    12b0:	30 e8       	ldi	r19, 0x80	; 128
    12b2:	4b e3       	ldi	r20, 0x3B	; 59
    12b4:	55 e4       	ldi	r21, 0x45	; 69
    12b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12ba:	dc 01       	movw	r26, r24
    12bc:	cb 01       	movw	r24, r22
    12be:	f8 01       	movw	r30, r16
    12c0:	80 83       	st	Z, r24
    12c2:	91 83       	std	Z+1, r25	; 0x01
    12c4:	a2 83       	std	Z+2, r26	; 0x02
    12c6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    12c8:	fe 01       	movw	r30, r28
    12ca:	ff 96       	adiw	r30, 0x3f	; 63
    12cc:	60 81       	ld	r22, Z
    12ce:	71 81       	ldd	r23, Z+1	; 0x01
    12d0:	82 81       	ldd	r24, Z+2	; 0x02
    12d2:	93 81       	ldd	r25, Z+3	; 0x03
    12d4:	20 e0       	ldi	r18, 0x00	; 0
    12d6:	30 e0       	ldi	r19, 0x00	; 0
    12d8:	40 e8       	ldi	r20, 0x80	; 128
    12da:	5f e3       	ldi	r21, 0x3F	; 63
    12dc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12e0:	88 23       	and	r24, r24
    12e2:	2c f4       	brge	.+10     	; 0x12ee <LCD_vidInit+0x216>
		__ticks = 1;
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	9e af       	std	Y+62, r25	; 0x3e
    12ea:	8d af       	std	Y+61, r24	; 0x3d
    12ec:	46 c0       	rjmp	.+140    	; 0x137a <LCD_vidInit+0x2a2>
	else if (__tmp > 65535)
    12ee:	fe 01       	movw	r30, r28
    12f0:	ff 96       	adiw	r30, 0x3f	; 63
    12f2:	60 81       	ld	r22, Z
    12f4:	71 81       	ldd	r23, Z+1	; 0x01
    12f6:	82 81       	ldd	r24, Z+2	; 0x02
    12f8:	93 81       	ldd	r25, Z+3	; 0x03
    12fa:	20 e0       	ldi	r18, 0x00	; 0
    12fc:	3f ef       	ldi	r19, 0xFF	; 255
    12fe:	4f e7       	ldi	r20, 0x7F	; 127
    1300:	57 e4       	ldi	r21, 0x47	; 71
    1302:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1306:	18 16       	cp	r1, r24
    1308:	64 f5       	brge	.+88     	; 0x1362 <LCD_vidInit+0x28a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    130a:	fe 01       	movw	r30, r28
    130c:	ed 5b       	subi	r30, 0xBD	; 189
    130e:	ff 4f       	sbci	r31, 0xFF	; 255
    1310:	60 81       	ld	r22, Z
    1312:	71 81       	ldd	r23, Z+1	; 0x01
    1314:	82 81       	ldd	r24, Z+2	; 0x02
    1316:	93 81       	ldd	r25, Z+3	; 0x03
    1318:	20 e0       	ldi	r18, 0x00	; 0
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	40 e2       	ldi	r20, 0x20	; 32
    131e:	51 e4       	ldi	r21, 0x41	; 65
    1320:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1324:	dc 01       	movw	r26, r24
    1326:	cb 01       	movw	r24, r22
    1328:	bc 01       	movw	r22, r24
    132a:	cd 01       	movw	r24, r26
    132c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1330:	dc 01       	movw	r26, r24
    1332:	cb 01       	movw	r24, r22
    1334:	9e af       	std	Y+62, r25	; 0x3e
    1336:	8d af       	std	Y+61, r24	; 0x3d
    1338:	0f c0       	rjmp	.+30     	; 0x1358 <LCD_vidInit+0x280>
    133a:	8c e2       	ldi	r24, 0x2C	; 44
    133c:	91 e0       	ldi	r25, 0x01	; 1
    133e:	9c af       	std	Y+60, r25	; 0x3c
    1340:	8b af       	std	Y+59, r24	; 0x3b
    1342:	8b ad       	ldd	r24, Y+59	; 0x3b
    1344:	9c ad       	ldd	r25, Y+60	; 0x3c
    1346:	01 97       	sbiw	r24, 0x01	; 1
    1348:	f1 f7       	brne	.-4      	; 0x1346 <LCD_vidInit+0x26e>
    134a:	9c af       	std	Y+60, r25	; 0x3c
    134c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    134e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1350:	9e ad       	ldd	r25, Y+62	; 0x3e
    1352:	01 97       	sbiw	r24, 0x01	; 1
    1354:	9e af       	std	Y+62, r25	; 0x3e
    1356:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1358:	8d ad       	ldd	r24, Y+61	; 0x3d
    135a:	9e ad       	ldd	r25, Y+62	; 0x3e
    135c:	00 97       	sbiw	r24, 0x00	; 0
    135e:	69 f7       	brne	.-38     	; 0x133a <LCD_vidInit+0x262>
    1360:	16 c0       	rjmp	.+44     	; 0x138e <LCD_vidInit+0x2b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1362:	fe 01       	movw	r30, r28
    1364:	ff 96       	adiw	r30, 0x3f	; 63
    1366:	60 81       	ld	r22, Z
    1368:	71 81       	ldd	r23, Z+1	; 0x01
    136a:	82 81       	ldd	r24, Z+2	; 0x02
    136c:	93 81       	ldd	r25, Z+3	; 0x03
    136e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1372:	dc 01       	movw	r26, r24
    1374:	cb 01       	movw	r24, r22
    1376:	9e af       	std	Y+62, r25	; 0x3e
    1378:	8d af       	std	Y+61, r24	; 0x3d
    137a:	8d ad       	ldd	r24, Y+61	; 0x3d
    137c:	9e ad       	ldd	r25, Y+62	; 0x3e
    137e:	9a af       	std	Y+58, r25	; 0x3a
    1380:	89 af       	std	Y+57, r24	; 0x39
    1382:	89 ad       	ldd	r24, Y+57	; 0x39
    1384:	9a ad       	ldd	r25, Y+58	; 0x3a
    1386:	01 97       	sbiw	r24, 0x01	; 1
    1388:	f1 f7       	brne	.-4      	; 0x1386 <LCD_vidInit+0x2ae>
    138a:	9a af       	std	Y+58, r25	; 0x3a
    138c:	89 af       	std	Y+57, r24	; 0x39
	/* Delay 15ms to ensure the Home Command is done */
	_delay_ms(15);

	/* Function Set  */
	LCD_vidSendCommand(lcd_FunctionSet8bit);
    138e:	88 e3       	ldi	r24, 0x38	; 56
    1390:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
    1394:	80 e0       	ldi	r24, 0x00	; 0
    1396:	90 e0       	ldi	r25, 0x00	; 0
    1398:	a0 e8       	ldi	r26, 0x80	; 128
    139a:	bf e3       	ldi	r27, 0x3F	; 63
    139c:	8d ab       	std	Y+53, r24	; 0x35
    139e:	9e ab       	std	Y+54, r25	; 0x36
    13a0:	af ab       	std	Y+55, r26	; 0x37
    13a2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13a4:	6d a9       	ldd	r22, Y+53	; 0x35
    13a6:	7e a9       	ldd	r23, Y+54	; 0x36
    13a8:	8f a9       	ldd	r24, Y+55	; 0x37
    13aa:	98 ad       	ldd	r25, Y+56	; 0x38
    13ac:	20 e0       	ldi	r18, 0x00	; 0
    13ae:	30 e8       	ldi	r19, 0x80	; 128
    13b0:	4b e3       	ldi	r20, 0x3B	; 59
    13b2:	55 e4       	ldi	r21, 0x45	; 69
    13b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13b8:	dc 01       	movw	r26, r24
    13ba:	cb 01       	movw	r24, r22
    13bc:	89 ab       	std	Y+49, r24	; 0x31
    13be:	9a ab       	std	Y+50, r25	; 0x32
    13c0:	ab ab       	std	Y+51, r26	; 0x33
    13c2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    13c4:	69 a9       	ldd	r22, Y+49	; 0x31
    13c6:	7a a9       	ldd	r23, Y+50	; 0x32
    13c8:	8b a9       	ldd	r24, Y+51	; 0x33
    13ca:	9c a9       	ldd	r25, Y+52	; 0x34
    13cc:	20 e0       	ldi	r18, 0x00	; 0
    13ce:	30 e0       	ldi	r19, 0x00	; 0
    13d0:	40 e8       	ldi	r20, 0x80	; 128
    13d2:	5f e3       	ldi	r21, 0x3F	; 63
    13d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13d8:	88 23       	and	r24, r24
    13da:	2c f4       	brge	.+10     	; 0x13e6 <LCD_vidInit+0x30e>
		__ticks = 1;
    13dc:	81 e0       	ldi	r24, 0x01	; 1
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	98 ab       	std	Y+48, r25	; 0x30
    13e2:	8f a7       	std	Y+47, r24	; 0x2f
    13e4:	3f c0       	rjmp	.+126    	; 0x1464 <LCD_vidInit+0x38c>
	else if (__tmp > 65535)
    13e6:	69 a9       	ldd	r22, Y+49	; 0x31
    13e8:	7a a9       	ldd	r23, Y+50	; 0x32
    13ea:	8b a9       	ldd	r24, Y+51	; 0x33
    13ec:	9c a9       	ldd	r25, Y+52	; 0x34
    13ee:	20 e0       	ldi	r18, 0x00	; 0
    13f0:	3f ef       	ldi	r19, 0xFF	; 255
    13f2:	4f e7       	ldi	r20, 0x7F	; 127
    13f4:	57 e4       	ldi	r21, 0x47	; 71
    13f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13fa:	18 16       	cp	r1, r24
    13fc:	4c f5       	brge	.+82     	; 0x1450 <LCD_vidInit+0x378>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13fe:	6d a9       	ldd	r22, Y+53	; 0x35
    1400:	7e a9       	ldd	r23, Y+54	; 0x36
    1402:	8f a9       	ldd	r24, Y+55	; 0x37
    1404:	98 ad       	ldd	r25, Y+56	; 0x38
    1406:	20 e0       	ldi	r18, 0x00	; 0
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	40 e2       	ldi	r20, 0x20	; 32
    140c:	51 e4       	ldi	r21, 0x41	; 65
    140e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1412:	dc 01       	movw	r26, r24
    1414:	cb 01       	movw	r24, r22
    1416:	bc 01       	movw	r22, r24
    1418:	cd 01       	movw	r24, r26
    141a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    141e:	dc 01       	movw	r26, r24
    1420:	cb 01       	movw	r24, r22
    1422:	98 ab       	std	Y+48, r25	; 0x30
    1424:	8f a7       	std	Y+47, r24	; 0x2f
    1426:	0f c0       	rjmp	.+30     	; 0x1446 <LCD_vidInit+0x36e>
    1428:	8c e2       	ldi	r24, 0x2C	; 44
    142a:	91 e0       	ldi	r25, 0x01	; 1
    142c:	9e a7       	std	Y+46, r25	; 0x2e
    142e:	8d a7       	std	Y+45, r24	; 0x2d
    1430:	8d a5       	ldd	r24, Y+45	; 0x2d
    1432:	9e a5       	ldd	r25, Y+46	; 0x2e
    1434:	01 97       	sbiw	r24, 0x01	; 1
    1436:	f1 f7       	brne	.-4      	; 0x1434 <LCD_vidInit+0x35c>
    1438:	9e a7       	std	Y+46, r25	; 0x2e
    143a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    143c:	8f a5       	ldd	r24, Y+47	; 0x2f
    143e:	98 a9       	ldd	r25, Y+48	; 0x30
    1440:	01 97       	sbiw	r24, 0x01	; 1
    1442:	98 ab       	std	Y+48, r25	; 0x30
    1444:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1446:	8f a5       	ldd	r24, Y+47	; 0x2f
    1448:	98 a9       	ldd	r25, Y+48	; 0x30
    144a:	00 97       	sbiw	r24, 0x00	; 0
    144c:	69 f7       	brne	.-38     	; 0x1428 <LCD_vidInit+0x350>
    144e:	14 c0       	rjmp	.+40     	; 0x1478 <LCD_vidInit+0x3a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1450:	69 a9       	ldd	r22, Y+49	; 0x31
    1452:	7a a9       	ldd	r23, Y+50	; 0x32
    1454:	8b a9       	ldd	r24, Y+51	; 0x33
    1456:	9c a9       	ldd	r25, Y+52	; 0x34
    1458:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    145c:	dc 01       	movw	r26, r24
    145e:	cb 01       	movw	r24, r22
    1460:	98 ab       	std	Y+48, r25	; 0x30
    1462:	8f a7       	std	Y+47, r24	; 0x2f
    1464:	8f a5       	ldd	r24, Y+47	; 0x2f
    1466:	98 a9       	ldd	r25, Y+48	; 0x30
    1468:	9c a7       	std	Y+44, r25	; 0x2c
    146a:	8b a7       	std	Y+43, r24	; 0x2b
    146c:	8b a5       	ldd	r24, Y+43	; 0x2b
    146e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1470:	01 97       	sbiw	r24, 0x01	; 1
    1472:	f1 f7       	brne	.-4      	; 0x1470 <LCD_vidInit+0x398>
    1474:	9c a7       	std	Y+44, r25	; 0x2c
    1476:	8b a7       	std	Y+43, r24	; 0x2b
	/* Delay 1ms to ensure the Command is done */
	_delay_ms(1);

	/* Display ON OFF Control */
	LCD_vidSendCommand(lcd_DisplayOn);
    1478:	8c e0       	ldi	r24, 0x0C	; 12
    147a:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
    147e:	80 e0       	ldi	r24, 0x00	; 0
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	a0 e8       	ldi	r26, 0x80	; 128
    1484:	bf e3       	ldi	r27, 0x3F	; 63
    1486:	8f a3       	std	Y+39, r24	; 0x27
    1488:	98 a7       	std	Y+40, r25	; 0x28
    148a:	a9 a7       	std	Y+41, r26	; 0x29
    148c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    148e:	6f a1       	ldd	r22, Y+39	; 0x27
    1490:	78 a5       	ldd	r23, Y+40	; 0x28
    1492:	89 a5       	ldd	r24, Y+41	; 0x29
    1494:	9a a5       	ldd	r25, Y+42	; 0x2a
    1496:	20 e0       	ldi	r18, 0x00	; 0
    1498:	30 e8       	ldi	r19, 0x80	; 128
    149a:	4b e3       	ldi	r20, 0x3B	; 59
    149c:	55 e4       	ldi	r21, 0x45	; 69
    149e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14a2:	dc 01       	movw	r26, r24
    14a4:	cb 01       	movw	r24, r22
    14a6:	8b a3       	std	Y+35, r24	; 0x23
    14a8:	9c a3       	std	Y+36, r25	; 0x24
    14aa:	ad a3       	std	Y+37, r26	; 0x25
    14ac:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    14ae:	6b a1       	ldd	r22, Y+35	; 0x23
    14b0:	7c a1       	ldd	r23, Y+36	; 0x24
    14b2:	8d a1       	ldd	r24, Y+37	; 0x25
    14b4:	9e a1       	ldd	r25, Y+38	; 0x26
    14b6:	20 e0       	ldi	r18, 0x00	; 0
    14b8:	30 e0       	ldi	r19, 0x00	; 0
    14ba:	40 e8       	ldi	r20, 0x80	; 128
    14bc:	5f e3       	ldi	r21, 0x3F	; 63
    14be:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14c2:	88 23       	and	r24, r24
    14c4:	2c f4       	brge	.+10     	; 0x14d0 <LCD_vidInit+0x3f8>
		__ticks = 1;
    14c6:	81 e0       	ldi	r24, 0x01	; 1
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	9a a3       	std	Y+34, r25	; 0x22
    14cc:	89 a3       	std	Y+33, r24	; 0x21
    14ce:	3f c0       	rjmp	.+126    	; 0x154e <LCD_vidInit+0x476>
	else if (__tmp > 65535)
    14d0:	6b a1       	ldd	r22, Y+35	; 0x23
    14d2:	7c a1       	ldd	r23, Y+36	; 0x24
    14d4:	8d a1       	ldd	r24, Y+37	; 0x25
    14d6:	9e a1       	ldd	r25, Y+38	; 0x26
    14d8:	20 e0       	ldi	r18, 0x00	; 0
    14da:	3f ef       	ldi	r19, 0xFF	; 255
    14dc:	4f e7       	ldi	r20, 0x7F	; 127
    14de:	57 e4       	ldi	r21, 0x47	; 71
    14e0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14e4:	18 16       	cp	r1, r24
    14e6:	4c f5       	brge	.+82     	; 0x153a <LCD_vidInit+0x462>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14e8:	6f a1       	ldd	r22, Y+39	; 0x27
    14ea:	78 a5       	ldd	r23, Y+40	; 0x28
    14ec:	89 a5       	ldd	r24, Y+41	; 0x29
    14ee:	9a a5       	ldd	r25, Y+42	; 0x2a
    14f0:	20 e0       	ldi	r18, 0x00	; 0
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	40 e2       	ldi	r20, 0x20	; 32
    14f6:	51 e4       	ldi	r21, 0x41	; 65
    14f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	bc 01       	movw	r22, r24
    1502:	cd 01       	movw	r24, r26
    1504:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1508:	dc 01       	movw	r26, r24
    150a:	cb 01       	movw	r24, r22
    150c:	9a a3       	std	Y+34, r25	; 0x22
    150e:	89 a3       	std	Y+33, r24	; 0x21
    1510:	0f c0       	rjmp	.+30     	; 0x1530 <LCD_vidInit+0x458>
    1512:	8c e2       	ldi	r24, 0x2C	; 44
    1514:	91 e0       	ldi	r25, 0x01	; 1
    1516:	98 a3       	std	Y+32, r25	; 0x20
    1518:	8f 8f       	std	Y+31, r24	; 0x1f
    151a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    151c:	98 a1       	ldd	r25, Y+32	; 0x20
    151e:	01 97       	sbiw	r24, 0x01	; 1
    1520:	f1 f7       	brne	.-4      	; 0x151e <LCD_vidInit+0x446>
    1522:	98 a3       	std	Y+32, r25	; 0x20
    1524:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1526:	89 a1       	ldd	r24, Y+33	; 0x21
    1528:	9a a1       	ldd	r25, Y+34	; 0x22
    152a:	01 97       	sbiw	r24, 0x01	; 1
    152c:	9a a3       	std	Y+34, r25	; 0x22
    152e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1530:	89 a1       	ldd	r24, Y+33	; 0x21
    1532:	9a a1       	ldd	r25, Y+34	; 0x22
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	69 f7       	brne	.-38     	; 0x1512 <LCD_vidInit+0x43a>
    1538:	14 c0       	rjmp	.+40     	; 0x1562 <LCD_vidInit+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    153a:	6b a1       	ldd	r22, Y+35	; 0x23
    153c:	7c a1       	ldd	r23, Y+36	; 0x24
    153e:	8d a1       	ldd	r24, Y+37	; 0x25
    1540:	9e a1       	ldd	r25, Y+38	; 0x26
    1542:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1546:	dc 01       	movw	r26, r24
    1548:	cb 01       	movw	r24, r22
    154a:	9a a3       	std	Y+34, r25	; 0x22
    154c:	89 a3       	std	Y+33, r24	; 0x21
    154e:	89 a1       	ldd	r24, Y+33	; 0x21
    1550:	9a a1       	ldd	r25, Y+34	; 0x22
    1552:	9e 8f       	std	Y+30, r25	; 0x1e
    1554:	8d 8f       	std	Y+29, r24	; 0x1d
    1556:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1558:	9e 8d       	ldd	r25, Y+30	; 0x1e
    155a:	01 97       	sbiw	r24, 0x01	; 1
    155c:	f1 f7       	brne	.-4      	; 0x155a <LCD_vidInit+0x482>
    155e:	9e 8f       	std	Y+30, r25	; 0x1e
    1560:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Delay 1ms to ensure the Command is done */
	_delay_ms(1);

	/* Clear Display */
	LCD_vidSendCommand(lcd_Clear);
    1562:	81 e0       	ldi	r24, 0x01	; 1
    1564:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
    1568:	80 e0       	ldi	r24, 0x00	; 0
    156a:	90 e0       	ldi	r25, 0x00	; 0
    156c:	a0 e7       	ldi	r26, 0x70	; 112
    156e:	b1 e4       	ldi	r27, 0x41	; 65
    1570:	89 8f       	std	Y+25, r24	; 0x19
    1572:	9a 8f       	std	Y+26, r25	; 0x1a
    1574:	ab 8f       	std	Y+27, r26	; 0x1b
    1576:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1578:	69 8d       	ldd	r22, Y+25	; 0x19
    157a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    157c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    157e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	30 e8       	ldi	r19, 0x80	; 128
    1584:	4b e3       	ldi	r20, 0x3B	; 59
    1586:	55 e4       	ldi	r21, 0x45	; 69
    1588:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    158c:	dc 01       	movw	r26, r24
    158e:	cb 01       	movw	r24, r22
    1590:	8d 8b       	std	Y+21, r24	; 0x15
    1592:	9e 8b       	std	Y+22, r25	; 0x16
    1594:	af 8b       	std	Y+23, r26	; 0x17
    1596:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1598:	6d 89       	ldd	r22, Y+21	; 0x15
    159a:	7e 89       	ldd	r23, Y+22	; 0x16
    159c:	8f 89       	ldd	r24, Y+23	; 0x17
    159e:	98 8d       	ldd	r25, Y+24	; 0x18
    15a0:	20 e0       	ldi	r18, 0x00	; 0
    15a2:	30 e0       	ldi	r19, 0x00	; 0
    15a4:	40 e8       	ldi	r20, 0x80	; 128
    15a6:	5f e3       	ldi	r21, 0x3F	; 63
    15a8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    15ac:	88 23       	and	r24, r24
    15ae:	2c f4       	brge	.+10     	; 0x15ba <LCD_vidInit+0x4e2>
		__ticks = 1;
    15b0:	81 e0       	ldi	r24, 0x01	; 1
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	9c 8b       	std	Y+20, r25	; 0x14
    15b6:	8b 8b       	std	Y+19, r24	; 0x13
    15b8:	3f c0       	rjmp	.+126    	; 0x1638 <LCD_vidInit+0x560>
	else if (__tmp > 65535)
    15ba:	6d 89       	ldd	r22, Y+21	; 0x15
    15bc:	7e 89       	ldd	r23, Y+22	; 0x16
    15be:	8f 89       	ldd	r24, Y+23	; 0x17
    15c0:	98 8d       	ldd	r25, Y+24	; 0x18
    15c2:	20 e0       	ldi	r18, 0x00	; 0
    15c4:	3f ef       	ldi	r19, 0xFF	; 255
    15c6:	4f e7       	ldi	r20, 0x7F	; 127
    15c8:	57 e4       	ldi	r21, 0x47	; 71
    15ca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    15ce:	18 16       	cp	r1, r24
    15d0:	4c f5       	brge	.+82     	; 0x1624 <LCD_vidInit+0x54c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15d2:	69 8d       	ldd	r22, Y+25	; 0x19
    15d4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    15d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    15d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    15da:	20 e0       	ldi	r18, 0x00	; 0
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	40 e2       	ldi	r20, 0x20	; 32
    15e0:	51 e4       	ldi	r21, 0x41	; 65
    15e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15e6:	dc 01       	movw	r26, r24
    15e8:	cb 01       	movw	r24, r22
    15ea:	bc 01       	movw	r22, r24
    15ec:	cd 01       	movw	r24, r26
    15ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15f2:	dc 01       	movw	r26, r24
    15f4:	cb 01       	movw	r24, r22
    15f6:	9c 8b       	std	Y+20, r25	; 0x14
    15f8:	8b 8b       	std	Y+19, r24	; 0x13
    15fa:	0f c0       	rjmp	.+30     	; 0x161a <LCD_vidInit+0x542>
    15fc:	8c e2       	ldi	r24, 0x2C	; 44
    15fe:	91 e0       	ldi	r25, 0x01	; 1
    1600:	9a 8b       	std	Y+18, r25	; 0x12
    1602:	89 8b       	std	Y+17, r24	; 0x11
    1604:	89 89       	ldd	r24, Y+17	; 0x11
    1606:	9a 89       	ldd	r25, Y+18	; 0x12
    1608:	01 97       	sbiw	r24, 0x01	; 1
    160a:	f1 f7       	brne	.-4      	; 0x1608 <LCD_vidInit+0x530>
    160c:	9a 8b       	std	Y+18, r25	; 0x12
    160e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1610:	8b 89       	ldd	r24, Y+19	; 0x13
    1612:	9c 89       	ldd	r25, Y+20	; 0x14
    1614:	01 97       	sbiw	r24, 0x01	; 1
    1616:	9c 8b       	std	Y+20, r25	; 0x14
    1618:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    161a:	8b 89       	ldd	r24, Y+19	; 0x13
    161c:	9c 89       	ldd	r25, Y+20	; 0x14
    161e:	00 97       	sbiw	r24, 0x00	; 0
    1620:	69 f7       	brne	.-38     	; 0x15fc <LCD_vidInit+0x524>
    1622:	14 c0       	rjmp	.+40     	; 0x164c <LCD_vidInit+0x574>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1624:	6d 89       	ldd	r22, Y+21	; 0x15
    1626:	7e 89       	ldd	r23, Y+22	; 0x16
    1628:	8f 89       	ldd	r24, Y+23	; 0x17
    162a:	98 8d       	ldd	r25, Y+24	; 0x18
    162c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1630:	dc 01       	movw	r26, r24
    1632:	cb 01       	movw	r24, r22
    1634:	9c 8b       	std	Y+20, r25	; 0x14
    1636:	8b 8b       	std	Y+19, r24	; 0x13
    1638:	8b 89       	ldd	r24, Y+19	; 0x13
    163a:	9c 89       	ldd	r25, Y+20	; 0x14
    163c:	98 8b       	std	Y+16, r25	; 0x10
    163e:	8f 87       	std	Y+15, r24	; 0x0f
    1640:	8f 85       	ldd	r24, Y+15	; 0x0f
    1642:	98 89       	ldd	r25, Y+16	; 0x10
    1644:	01 97       	sbiw	r24, 0x01	; 1
    1646:	f1 f7       	brne	.-4      	; 0x1644 <LCD_vidInit+0x56c>
    1648:	98 8b       	std	Y+16, r25	; 0x10
    164a:	8f 87       	std	Y+15, r24	; 0x0f
	/* Delay 15ms to ensure the Command is done */
	_delay_ms(15);

	/* Entry Mode Set  */
	LCD_vidSendCommand(lcd_EntryMode);
    164c:	86 e0       	ldi	r24, 0x06	; 6
    164e:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
    1652:	80 e0       	ldi	r24, 0x00	; 0
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	a0 e0       	ldi	r26, 0x00	; 0
    1658:	b0 e4       	ldi	r27, 0x40	; 64
    165a:	8b 87       	std	Y+11, r24	; 0x0b
    165c:	9c 87       	std	Y+12, r25	; 0x0c
    165e:	ad 87       	std	Y+13, r26	; 0x0d
    1660:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1662:	6b 85       	ldd	r22, Y+11	; 0x0b
    1664:	7c 85       	ldd	r23, Y+12	; 0x0c
    1666:	8d 85       	ldd	r24, Y+13	; 0x0d
    1668:	9e 85       	ldd	r25, Y+14	; 0x0e
    166a:	20 e0       	ldi	r18, 0x00	; 0
    166c:	30 e8       	ldi	r19, 0x80	; 128
    166e:	4b e3       	ldi	r20, 0x3B	; 59
    1670:	55 e4       	ldi	r21, 0x45	; 69
    1672:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1676:	dc 01       	movw	r26, r24
    1678:	cb 01       	movw	r24, r22
    167a:	8f 83       	std	Y+7, r24	; 0x07
    167c:	98 87       	std	Y+8, r25	; 0x08
    167e:	a9 87       	std	Y+9, r26	; 0x09
    1680:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1682:	6f 81       	ldd	r22, Y+7	; 0x07
    1684:	78 85       	ldd	r23, Y+8	; 0x08
    1686:	89 85       	ldd	r24, Y+9	; 0x09
    1688:	9a 85       	ldd	r25, Y+10	; 0x0a
    168a:	20 e0       	ldi	r18, 0x00	; 0
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	40 e8       	ldi	r20, 0x80	; 128
    1690:	5f e3       	ldi	r21, 0x3F	; 63
    1692:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1696:	88 23       	and	r24, r24
    1698:	2c f4       	brge	.+10     	; 0x16a4 <LCD_vidInit+0x5cc>
		__ticks = 1;
    169a:	81 e0       	ldi	r24, 0x01	; 1
    169c:	90 e0       	ldi	r25, 0x00	; 0
    169e:	9e 83       	std	Y+6, r25	; 0x06
    16a0:	8d 83       	std	Y+5, r24	; 0x05
    16a2:	3f c0       	rjmp	.+126    	; 0x1722 <LCD_vidInit+0x64a>
	else if (__tmp > 65535)
    16a4:	6f 81       	ldd	r22, Y+7	; 0x07
    16a6:	78 85       	ldd	r23, Y+8	; 0x08
    16a8:	89 85       	ldd	r24, Y+9	; 0x09
    16aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    16ac:	20 e0       	ldi	r18, 0x00	; 0
    16ae:	3f ef       	ldi	r19, 0xFF	; 255
    16b0:	4f e7       	ldi	r20, 0x7F	; 127
    16b2:	57 e4       	ldi	r21, 0x47	; 71
    16b4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16b8:	18 16       	cp	r1, r24
    16ba:	4c f5       	brge	.+82     	; 0x170e <LCD_vidInit+0x636>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    16be:	7c 85       	ldd	r23, Y+12	; 0x0c
    16c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    16c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    16c4:	20 e0       	ldi	r18, 0x00	; 0
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	40 e2       	ldi	r20, 0x20	; 32
    16ca:	51 e4       	ldi	r21, 0x41	; 65
    16cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16d0:	dc 01       	movw	r26, r24
    16d2:	cb 01       	movw	r24, r22
    16d4:	bc 01       	movw	r22, r24
    16d6:	cd 01       	movw	r24, r26
    16d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16dc:	dc 01       	movw	r26, r24
    16de:	cb 01       	movw	r24, r22
    16e0:	9e 83       	std	Y+6, r25	; 0x06
    16e2:	8d 83       	std	Y+5, r24	; 0x05
    16e4:	0f c0       	rjmp	.+30     	; 0x1704 <LCD_vidInit+0x62c>
    16e6:	8c e2       	ldi	r24, 0x2C	; 44
    16e8:	91 e0       	ldi	r25, 0x01	; 1
    16ea:	9c 83       	std	Y+4, r25	; 0x04
    16ec:	8b 83       	std	Y+3, r24	; 0x03
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	9c 81       	ldd	r25, Y+4	; 0x04
    16f2:	01 97       	sbiw	r24, 0x01	; 1
    16f4:	f1 f7       	brne	.-4      	; 0x16f2 <LCD_vidInit+0x61a>
    16f6:	9c 83       	std	Y+4, r25	; 0x04
    16f8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16fa:	8d 81       	ldd	r24, Y+5	; 0x05
    16fc:	9e 81       	ldd	r25, Y+6	; 0x06
    16fe:	01 97       	sbiw	r24, 0x01	; 1
    1700:	9e 83       	std	Y+6, r25	; 0x06
    1702:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1704:	8d 81       	ldd	r24, Y+5	; 0x05
    1706:	9e 81       	ldd	r25, Y+6	; 0x06
    1708:	00 97       	sbiw	r24, 0x00	; 0
    170a:	69 f7       	brne	.-38     	; 0x16e6 <LCD_vidInit+0x60e>
    170c:	14 c0       	rjmp	.+40     	; 0x1736 <LCD_vidInit+0x65e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    170e:	6f 81       	ldd	r22, Y+7	; 0x07
    1710:	78 85       	ldd	r23, Y+8	; 0x08
    1712:	89 85       	ldd	r24, Y+9	; 0x09
    1714:	9a 85       	ldd	r25, Y+10	; 0x0a
    1716:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    171a:	dc 01       	movw	r26, r24
    171c:	cb 01       	movw	r24, r22
    171e:	9e 83       	std	Y+6, r25	; 0x06
    1720:	8d 83       	std	Y+5, r24	; 0x05
    1722:	8d 81       	ldd	r24, Y+5	; 0x05
    1724:	9e 81       	ldd	r25, Y+6	; 0x06
    1726:	9a 83       	std	Y+2, r25	; 0x02
    1728:	89 83       	std	Y+1, r24	; 0x01
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	9a 81       	ldd	r25, Y+2	; 0x02
    172e:	01 97       	sbiw	r24, 0x01	; 1
    1730:	f1 f7       	brne	.-4      	; 0x172e <LCD_vidInit+0x656>
    1732:	9a 83       	std	Y+2, r25	; 0x02
    1734:	89 83       	std	Y+1, r24	; 0x01
	/* Delay 2ms to ensure the Entry Command is done */
	_delay_ms(2);

}
    1736:	cc 5a       	subi	r28, 0xAC	; 172
    1738:	df 4f       	sbci	r29, 0xFF	; 255
    173a:	0f b6       	in	r0, 0x3f	; 63
    173c:	f8 94       	cli
    173e:	de bf       	out	0x3e, r29	; 62
    1740:	0f be       	out	0x3f, r0	; 63
    1742:	cd bf       	out	0x3d, r28	; 61
    1744:	cf 91       	pop	r28
    1746:	df 91       	pop	r29
    1748:	1f 91       	pop	r17
    174a:	0f 91       	pop	r16
    174c:	08 95       	ret

0000174e <LCD_vidSendCommand>:
/* Description! Interface to send the configuration commands to the LCD Driver         */
/* Input      ! Command number                                                         */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidSendCommand(u8 u8CmdCpy)
{
    174e:	df 93       	push	r29
    1750:	cf 93       	push	r28
    1752:	cd b7       	in	r28, 0x3d	; 61
    1754:	de b7       	in	r29, 0x3e	; 62
    1756:	6d 97       	sbiw	r28, 0x1d	; 29
    1758:	0f b6       	in	r0, 0x3f	; 63
    175a:	f8 94       	cli
    175c:	de bf       	out	0x3e, r29	; 62
    175e:	0f be       	out	0x3f, r0	; 63
    1760:	cd bf       	out	0x3d, r28	; 61
    1762:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Set RS to LOW */
	DIO_SetPinVal(RS_PORT, RS_PIN, LOW);
    1764:	80 e0       	ldi	r24, 0x00	; 0
    1766:	60 e0       	ldi	r22, 0x00	; 0
    1768:	40 e0       	ldi	r20, 0x00	; 0
    176a:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>

	/* Set R/W to LOW */
	DIO_SetPinVal(RW_PORT, RW_PIN, LOW);
    176e:	80 e0       	ldi	r24, 0x00	; 0
    1770:	61 e0       	ldi	r22, 0x01	; 1
    1772:	40 e0       	ldi	r20, 0x00	; 0
    1774:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>

	/* Set E to HIGH  */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    1778:	80 e0       	ldi	r24, 0x00	; 0
    177a:	62 e0       	ldi	r22, 0x02	; 2
    177c:	41 e0       	ldi	r20, 0x01	; 1
    177e:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>

	/* Load Command on Data bus */
	DIO_SetPortVal(DATA_PORT, u8CmdCpy);
    1782:	83 e0       	ldi	r24, 0x03	; 3
    1784:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1786:	0e 94 12 12 	call	0x2424	; 0x2424 <DIO_SetPortVal>

	/* Set E to LOW */
	DIO_SetPinVal(EN_PORT, EN_PIN, LOW);
    178a:	80 e0       	ldi	r24, 0x00	; 0
    178c:	62 e0       	ldi	r22, 0x02	; 2
    178e:	40 e0       	ldi	r20, 0x00	; 0
    1790:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	a0 ea       	ldi	r26, 0xA0	; 160
    179a:	b0 e4       	ldi	r27, 0x40	; 64
    179c:	89 8f       	std	Y+25, r24	; 0x19
    179e:	9a 8f       	std	Y+26, r25	; 0x1a
    17a0:	ab 8f       	std	Y+27, r26	; 0x1b
    17a2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17a4:	69 8d       	ldd	r22, Y+25	; 0x19
    17a6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17a8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    17aa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    17ac:	20 e0       	ldi	r18, 0x00	; 0
    17ae:	30 e8       	ldi	r19, 0x80	; 128
    17b0:	4b e3       	ldi	r20, 0x3B	; 59
    17b2:	55 e4       	ldi	r21, 0x45	; 69
    17b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17b8:	dc 01       	movw	r26, r24
    17ba:	cb 01       	movw	r24, r22
    17bc:	8d 8b       	std	Y+21, r24	; 0x15
    17be:	9e 8b       	std	Y+22, r25	; 0x16
    17c0:	af 8b       	std	Y+23, r26	; 0x17
    17c2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    17c4:	6d 89       	ldd	r22, Y+21	; 0x15
    17c6:	7e 89       	ldd	r23, Y+22	; 0x16
    17c8:	8f 89       	ldd	r24, Y+23	; 0x17
    17ca:	98 8d       	ldd	r25, Y+24	; 0x18
    17cc:	20 e0       	ldi	r18, 0x00	; 0
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	40 e8       	ldi	r20, 0x80	; 128
    17d2:	5f e3       	ldi	r21, 0x3F	; 63
    17d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17d8:	88 23       	and	r24, r24
    17da:	2c f4       	brge	.+10     	; 0x17e6 <LCD_vidSendCommand+0x98>
		__ticks = 1;
    17dc:	81 e0       	ldi	r24, 0x01	; 1
    17de:	90 e0       	ldi	r25, 0x00	; 0
    17e0:	9c 8b       	std	Y+20, r25	; 0x14
    17e2:	8b 8b       	std	Y+19, r24	; 0x13
    17e4:	3f c0       	rjmp	.+126    	; 0x1864 <LCD_vidSendCommand+0x116>
	else if (__tmp > 65535)
    17e6:	6d 89       	ldd	r22, Y+21	; 0x15
    17e8:	7e 89       	ldd	r23, Y+22	; 0x16
    17ea:	8f 89       	ldd	r24, Y+23	; 0x17
    17ec:	98 8d       	ldd	r25, Y+24	; 0x18
    17ee:	20 e0       	ldi	r18, 0x00	; 0
    17f0:	3f ef       	ldi	r19, 0xFF	; 255
    17f2:	4f e7       	ldi	r20, 0x7F	; 127
    17f4:	57 e4       	ldi	r21, 0x47	; 71
    17f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17fa:	18 16       	cp	r1, r24
    17fc:	4c f5       	brge	.+82     	; 0x1850 <LCD_vidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17fe:	69 8d       	ldd	r22, Y+25	; 0x19
    1800:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1802:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1804:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1806:	20 e0       	ldi	r18, 0x00	; 0
    1808:	30 e0       	ldi	r19, 0x00	; 0
    180a:	40 e2       	ldi	r20, 0x20	; 32
    180c:	51 e4       	ldi	r21, 0x41	; 65
    180e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1812:	dc 01       	movw	r26, r24
    1814:	cb 01       	movw	r24, r22
    1816:	bc 01       	movw	r22, r24
    1818:	cd 01       	movw	r24, r26
    181a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    181e:	dc 01       	movw	r26, r24
    1820:	cb 01       	movw	r24, r22
    1822:	9c 8b       	std	Y+20, r25	; 0x14
    1824:	8b 8b       	std	Y+19, r24	; 0x13
    1826:	0f c0       	rjmp	.+30     	; 0x1846 <LCD_vidSendCommand+0xf8>
    1828:	8c e2       	ldi	r24, 0x2C	; 44
    182a:	91 e0       	ldi	r25, 0x01	; 1
    182c:	9a 8b       	std	Y+18, r25	; 0x12
    182e:	89 8b       	std	Y+17, r24	; 0x11
    1830:	89 89       	ldd	r24, Y+17	; 0x11
    1832:	9a 89       	ldd	r25, Y+18	; 0x12
    1834:	01 97       	sbiw	r24, 0x01	; 1
    1836:	f1 f7       	brne	.-4      	; 0x1834 <LCD_vidSendCommand+0xe6>
    1838:	9a 8b       	std	Y+18, r25	; 0x12
    183a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    183c:	8b 89       	ldd	r24, Y+19	; 0x13
    183e:	9c 89       	ldd	r25, Y+20	; 0x14
    1840:	01 97       	sbiw	r24, 0x01	; 1
    1842:	9c 8b       	std	Y+20, r25	; 0x14
    1844:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1846:	8b 89       	ldd	r24, Y+19	; 0x13
    1848:	9c 89       	ldd	r25, Y+20	; 0x14
    184a:	00 97       	sbiw	r24, 0x00	; 0
    184c:	69 f7       	brne	.-38     	; 0x1828 <LCD_vidSendCommand+0xda>
    184e:	14 c0       	rjmp	.+40     	; 0x1878 <LCD_vidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1850:	6d 89       	ldd	r22, Y+21	; 0x15
    1852:	7e 89       	ldd	r23, Y+22	; 0x16
    1854:	8f 89       	ldd	r24, Y+23	; 0x17
    1856:	98 8d       	ldd	r25, Y+24	; 0x18
    1858:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    185c:	dc 01       	movw	r26, r24
    185e:	cb 01       	movw	r24, r22
    1860:	9c 8b       	std	Y+20, r25	; 0x14
    1862:	8b 8b       	std	Y+19, r24	; 0x13
    1864:	8b 89       	ldd	r24, Y+19	; 0x13
    1866:	9c 89       	ldd	r25, Y+20	; 0x14
    1868:	98 8b       	std	Y+16, r25	; 0x10
    186a:	8f 87       	std	Y+15, r24	; 0x0f
    186c:	8f 85       	ldd	r24, Y+15	; 0x0f
    186e:	98 89       	ldd	r25, Y+16	; 0x10
    1870:	01 97       	sbiw	r24, 0x01	; 1
    1872:	f1 f7       	brne	.-4      	; 0x1870 <LCD_vidSendCommand+0x122>
    1874:	98 8b       	std	Y+16, r25	; 0x10
    1876:	8f 87       	std	Y+15, r24	; 0x0f

	/* Wait 5ms for E to settle */
	_delay_ms(5);

	/* Set E to HIGH */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    1878:	80 e0       	ldi	r24, 0x00	; 0
    187a:	62 e0       	ldi	r22, 0x02	; 2
    187c:	41 e0       	ldi	r20, 0x01	; 1
    187e:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>
    1882:	80 e0       	ldi	r24, 0x00	; 0
    1884:	90 e0       	ldi	r25, 0x00	; 0
    1886:	a0 e2       	ldi	r26, 0x20	; 32
    1888:	b1 e4       	ldi	r27, 0x41	; 65
    188a:	8b 87       	std	Y+11, r24	; 0x0b
    188c:	9c 87       	std	Y+12, r25	; 0x0c
    188e:	ad 87       	std	Y+13, r26	; 0x0d
    1890:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1892:	6b 85       	ldd	r22, Y+11	; 0x0b
    1894:	7c 85       	ldd	r23, Y+12	; 0x0c
    1896:	8d 85       	ldd	r24, Y+13	; 0x0d
    1898:	9e 85       	ldd	r25, Y+14	; 0x0e
    189a:	20 e0       	ldi	r18, 0x00	; 0
    189c:	30 e8       	ldi	r19, 0x80	; 128
    189e:	4b e3       	ldi	r20, 0x3B	; 59
    18a0:	55 e4       	ldi	r21, 0x45	; 69
    18a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18a6:	dc 01       	movw	r26, r24
    18a8:	cb 01       	movw	r24, r22
    18aa:	8f 83       	std	Y+7, r24	; 0x07
    18ac:	98 87       	std	Y+8, r25	; 0x08
    18ae:	a9 87       	std	Y+9, r26	; 0x09
    18b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18b2:	6f 81       	ldd	r22, Y+7	; 0x07
    18b4:	78 85       	ldd	r23, Y+8	; 0x08
    18b6:	89 85       	ldd	r24, Y+9	; 0x09
    18b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    18ba:	20 e0       	ldi	r18, 0x00	; 0
    18bc:	30 e0       	ldi	r19, 0x00	; 0
    18be:	40 e8       	ldi	r20, 0x80	; 128
    18c0:	5f e3       	ldi	r21, 0x3F	; 63
    18c2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18c6:	88 23       	and	r24, r24
    18c8:	2c f4       	brge	.+10     	; 0x18d4 <LCD_vidSendCommand+0x186>
		__ticks = 1;
    18ca:	81 e0       	ldi	r24, 0x01	; 1
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	9e 83       	std	Y+6, r25	; 0x06
    18d0:	8d 83       	std	Y+5, r24	; 0x05
    18d2:	3f c0       	rjmp	.+126    	; 0x1952 <LCD_vidSendCommand+0x204>
	else if (__tmp > 65535)
    18d4:	6f 81       	ldd	r22, Y+7	; 0x07
    18d6:	78 85       	ldd	r23, Y+8	; 0x08
    18d8:	89 85       	ldd	r24, Y+9	; 0x09
    18da:	9a 85       	ldd	r25, Y+10	; 0x0a
    18dc:	20 e0       	ldi	r18, 0x00	; 0
    18de:	3f ef       	ldi	r19, 0xFF	; 255
    18e0:	4f e7       	ldi	r20, 0x7F	; 127
    18e2:	57 e4       	ldi	r21, 0x47	; 71
    18e4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18e8:	18 16       	cp	r1, r24
    18ea:	4c f5       	brge	.+82     	; 0x193e <LCD_vidSendCommand+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    18ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    18f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    18f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    18f4:	20 e0       	ldi	r18, 0x00	; 0
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	40 e2       	ldi	r20, 0x20	; 32
    18fa:	51 e4       	ldi	r21, 0x41	; 65
    18fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1900:	dc 01       	movw	r26, r24
    1902:	cb 01       	movw	r24, r22
    1904:	bc 01       	movw	r22, r24
    1906:	cd 01       	movw	r24, r26
    1908:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    190c:	dc 01       	movw	r26, r24
    190e:	cb 01       	movw	r24, r22
    1910:	9e 83       	std	Y+6, r25	; 0x06
    1912:	8d 83       	std	Y+5, r24	; 0x05
    1914:	0f c0       	rjmp	.+30     	; 0x1934 <LCD_vidSendCommand+0x1e6>
    1916:	8c e2       	ldi	r24, 0x2C	; 44
    1918:	91 e0       	ldi	r25, 0x01	; 1
    191a:	9c 83       	std	Y+4, r25	; 0x04
    191c:	8b 83       	std	Y+3, r24	; 0x03
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	9c 81       	ldd	r25, Y+4	; 0x04
    1922:	01 97       	sbiw	r24, 0x01	; 1
    1924:	f1 f7       	brne	.-4      	; 0x1922 <LCD_vidSendCommand+0x1d4>
    1926:	9c 83       	std	Y+4, r25	; 0x04
    1928:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    192a:	8d 81       	ldd	r24, Y+5	; 0x05
    192c:	9e 81       	ldd	r25, Y+6	; 0x06
    192e:	01 97       	sbiw	r24, 0x01	; 1
    1930:	9e 83       	std	Y+6, r25	; 0x06
    1932:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1934:	8d 81       	ldd	r24, Y+5	; 0x05
    1936:	9e 81       	ldd	r25, Y+6	; 0x06
    1938:	00 97       	sbiw	r24, 0x00	; 0
    193a:	69 f7       	brne	.-38     	; 0x1916 <LCD_vidSendCommand+0x1c8>
    193c:	14 c0       	rjmp	.+40     	; 0x1966 <LCD_vidSendCommand+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    193e:	6f 81       	ldd	r22, Y+7	; 0x07
    1940:	78 85       	ldd	r23, Y+8	; 0x08
    1942:	89 85       	ldd	r24, Y+9	; 0x09
    1944:	9a 85       	ldd	r25, Y+10	; 0x0a
    1946:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    194a:	dc 01       	movw	r26, r24
    194c:	cb 01       	movw	r24, r22
    194e:	9e 83       	std	Y+6, r25	; 0x06
    1950:	8d 83       	std	Y+5, r24	; 0x05
    1952:	8d 81       	ldd	r24, Y+5	; 0x05
    1954:	9e 81       	ldd	r25, Y+6	; 0x06
    1956:	9a 83       	std	Y+2, r25	; 0x02
    1958:	89 83       	std	Y+1, r24	; 0x01
    195a:	89 81       	ldd	r24, Y+1	; 0x01
    195c:	9a 81       	ldd	r25, Y+2	; 0x02
    195e:	01 97       	sbiw	r24, 0x01	; 1
    1960:	f1 f7       	brne	.-4      	; 0x195e <LCD_vidSendCommand+0x210>
    1962:	9a 83       	std	Y+2, r25	; 0x02
    1964:	89 83       	std	Y+1, r24	; 0x01

	/* Delay for 10ms to let the LCD execute command */
	_delay_ms(10);

}
    1966:	6d 96       	adiw	r28, 0x1d	; 29
    1968:	0f b6       	in	r0, 0x3f	; 63
    196a:	f8 94       	cli
    196c:	de bf       	out	0x3e, r29	; 62
    196e:	0f be       	out	0x3f, r0	; 63
    1970:	cd bf       	out	0x3d, r28	; 61
    1972:	cf 91       	pop	r28
    1974:	df 91       	pop	r29
    1976:	08 95       	ret

00001978 <LCD_vidWriteCharctr>:
/* Description! Interface to write character on LCD screen                             */
/* Input      ! Data to send                                                           */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteCharctr(u8 u8DataCpy)
{
    1978:	df 93       	push	r29
    197a:	cf 93       	push	r28
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
    1980:	6d 97       	sbiw	r28, 0x1d	; 29
    1982:	0f b6       	in	r0, 0x3f	; 63
    1984:	f8 94       	cli
    1986:	de bf       	out	0x3e, r29	; 62
    1988:	0f be       	out	0x3f, r0	; 63
    198a:	cd bf       	out	0x3d, r28	; 61
    198c:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Set RS to HIGH */
	DIO_SetPinVal(RS_PORT, RS_PIN, HIGH);
    198e:	80 e0       	ldi	r24, 0x00	; 0
    1990:	60 e0       	ldi	r22, 0x00	; 0
    1992:	41 e0       	ldi	r20, 0x01	; 1
    1994:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>

	/* Set R/W to LOW */
	DIO_SetPinVal(RW_PORT, RW_PIN, LOW);
    1998:	80 e0       	ldi	r24, 0x00	; 0
    199a:	61 e0       	ldi	r22, 0x01	; 1
    199c:	40 e0       	ldi	r20, 0x00	; 0
    199e:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>

	/* Set E to HIGH */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    19a2:	80 e0       	ldi	r24, 0x00	; 0
    19a4:	62 e0       	ldi	r22, 0x02	; 2
    19a6:	41 e0       	ldi	r20, 0x01	; 1
    19a8:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>

	/* Load Command on Data bus */
	DIO_SetPortVal(DATA_PORT, u8DataCpy);
    19ac:	83 e0       	ldi	r24, 0x03	; 3
    19ae:	6d 8d       	ldd	r22, Y+29	; 0x1d
    19b0:	0e 94 12 12 	call	0x2424	; 0x2424 <DIO_SetPortVal>

	/* Set E to LOW */
	DIO_SetPinVal(EN_PORT, EN_PIN, LOW);
    19b4:	80 e0       	ldi	r24, 0x00	; 0
    19b6:	62 e0       	ldi	r22, 0x02	; 2
    19b8:	40 e0       	ldi	r20, 0x00	; 0
    19ba:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>
    19be:	80 e0       	ldi	r24, 0x00	; 0
    19c0:	90 e0       	ldi	r25, 0x00	; 0
    19c2:	a0 ea       	ldi	r26, 0xA0	; 160
    19c4:	b0 e4       	ldi	r27, 0x40	; 64
    19c6:	89 8f       	std	Y+25, r24	; 0x19
    19c8:	9a 8f       	std	Y+26, r25	; 0x1a
    19ca:	ab 8f       	std	Y+27, r26	; 0x1b
    19cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19ce:	69 8d       	ldd	r22, Y+25	; 0x19
    19d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19d6:	20 e0       	ldi	r18, 0x00	; 0
    19d8:	30 e8       	ldi	r19, 0x80	; 128
    19da:	4b e3       	ldi	r20, 0x3B	; 59
    19dc:	55 e4       	ldi	r21, 0x45	; 69
    19de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19e2:	dc 01       	movw	r26, r24
    19e4:	cb 01       	movw	r24, r22
    19e6:	8d 8b       	std	Y+21, r24	; 0x15
    19e8:	9e 8b       	std	Y+22, r25	; 0x16
    19ea:	af 8b       	std	Y+23, r26	; 0x17
    19ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    19ee:	6d 89       	ldd	r22, Y+21	; 0x15
    19f0:	7e 89       	ldd	r23, Y+22	; 0x16
    19f2:	8f 89       	ldd	r24, Y+23	; 0x17
    19f4:	98 8d       	ldd	r25, Y+24	; 0x18
    19f6:	20 e0       	ldi	r18, 0x00	; 0
    19f8:	30 e0       	ldi	r19, 0x00	; 0
    19fa:	40 e8       	ldi	r20, 0x80	; 128
    19fc:	5f e3       	ldi	r21, 0x3F	; 63
    19fe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a02:	88 23       	and	r24, r24
    1a04:	2c f4       	brge	.+10     	; 0x1a10 <LCD_vidWriteCharctr+0x98>
		__ticks = 1;
    1a06:	81 e0       	ldi	r24, 0x01	; 1
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	9c 8b       	std	Y+20, r25	; 0x14
    1a0c:	8b 8b       	std	Y+19, r24	; 0x13
    1a0e:	3f c0       	rjmp	.+126    	; 0x1a8e <LCD_vidWriteCharctr+0x116>
	else if (__tmp > 65535)
    1a10:	6d 89       	ldd	r22, Y+21	; 0x15
    1a12:	7e 89       	ldd	r23, Y+22	; 0x16
    1a14:	8f 89       	ldd	r24, Y+23	; 0x17
    1a16:	98 8d       	ldd	r25, Y+24	; 0x18
    1a18:	20 e0       	ldi	r18, 0x00	; 0
    1a1a:	3f ef       	ldi	r19, 0xFF	; 255
    1a1c:	4f e7       	ldi	r20, 0x7F	; 127
    1a1e:	57 e4       	ldi	r21, 0x47	; 71
    1a20:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a24:	18 16       	cp	r1, r24
    1a26:	4c f5       	brge	.+82     	; 0x1a7a <LCD_vidWriteCharctr+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a28:	69 8d       	ldd	r22, Y+25	; 0x19
    1a2a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a2c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a2e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a30:	20 e0       	ldi	r18, 0x00	; 0
    1a32:	30 e0       	ldi	r19, 0x00	; 0
    1a34:	40 e2       	ldi	r20, 0x20	; 32
    1a36:	51 e4       	ldi	r21, 0x41	; 65
    1a38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a3c:	dc 01       	movw	r26, r24
    1a3e:	cb 01       	movw	r24, r22
    1a40:	bc 01       	movw	r22, r24
    1a42:	cd 01       	movw	r24, r26
    1a44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a48:	dc 01       	movw	r26, r24
    1a4a:	cb 01       	movw	r24, r22
    1a4c:	9c 8b       	std	Y+20, r25	; 0x14
    1a4e:	8b 8b       	std	Y+19, r24	; 0x13
    1a50:	0f c0       	rjmp	.+30     	; 0x1a70 <LCD_vidWriteCharctr+0xf8>
    1a52:	8c e2       	ldi	r24, 0x2C	; 44
    1a54:	91 e0       	ldi	r25, 0x01	; 1
    1a56:	9a 8b       	std	Y+18, r25	; 0x12
    1a58:	89 8b       	std	Y+17, r24	; 0x11
    1a5a:	89 89       	ldd	r24, Y+17	; 0x11
    1a5c:	9a 89       	ldd	r25, Y+18	; 0x12
    1a5e:	01 97       	sbiw	r24, 0x01	; 1
    1a60:	f1 f7       	brne	.-4      	; 0x1a5e <LCD_vidWriteCharctr+0xe6>
    1a62:	9a 8b       	std	Y+18, r25	; 0x12
    1a64:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a66:	8b 89       	ldd	r24, Y+19	; 0x13
    1a68:	9c 89       	ldd	r25, Y+20	; 0x14
    1a6a:	01 97       	sbiw	r24, 0x01	; 1
    1a6c:	9c 8b       	std	Y+20, r25	; 0x14
    1a6e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a70:	8b 89       	ldd	r24, Y+19	; 0x13
    1a72:	9c 89       	ldd	r25, Y+20	; 0x14
    1a74:	00 97       	sbiw	r24, 0x00	; 0
    1a76:	69 f7       	brne	.-38     	; 0x1a52 <LCD_vidWriteCharctr+0xda>
    1a78:	14 c0       	rjmp	.+40     	; 0x1aa2 <LCD_vidWriteCharctr+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a7a:	6d 89       	ldd	r22, Y+21	; 0x15
    1a7c:	7e 89       	ldd	r23, Y+22	; 0x16
    1a7e:	8f 89       	ldd	r24, Y+23	; 0x17
    1a80:	98 8d       	ldd	r25, Y+24	; 0x18
    1a82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a86:	dc 01       	movw	r26, r24
    1a88:	cb 01       	movw	r24, r22
    1a8a:	9c 8b       	std	Y+20, r25	; 0x14
    1a8c:	8b 8b       	std	Y+19, r24	; 0x13
    1a8e:	8b 89       	ldd	r24, Y+19	; 0x13
    1a90:	9c 89       	ldd	r25, Y+20	; 0x14
    1a92:	98 8b       	std	Y+16, r25	; 0x10
    1a94:	8f 87       	std	Y+15, r24	; 0x0f
    1a96:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a98:	98 89       	ldd	r25, Y+16	; 0x10
    1a9a:	01 97       	sbiw	r24, 0x01	; 1
    1a9c:	f1 f7       	brne	.-4      	; 0x1a9a <LCD_vidWriteCharctr+0x122>
    1a9e:	98 8b       	std	Y+16, r25	; 0x10
    1aa0:	8f 87       	std	Y+15, r24	; 0x0f

	/* Wait 5ms for E to settle */
	_delay_ms(5);

	/* Set E to HIGH */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    1aa2:	80 e0       	ldi	r24, 0x00	; 0
    1aa4:	62 e0       	ldi	r22, 0x02	; 2
    1aa6:	41 e0       	ldi	r20, 0x01	; 1
    1aa8:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>
    1aac:	80 e0       	ldi	r24, 0x00	; 0
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	a0 e2       	ldi	r26, 0x20	; 32
    1ab2:	b1 e4       	ldi	r27, 0x41	; 65
    1ab4:	8b 87       	std	Y+11, r24	; 0x0b
    1ab6:	9c 87       	std	Y+12, r25	; 0x0c
    1ab8:	ad 87       	std	Y+13, r26	; 0x0d
    1aba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1abc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1abe:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ac0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ac2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ac4:	20 e0       	ldi	r18, 0x00	; 0
    1ac6:	30 e8       	ldi	r19, 0x80	; 128
    1ac8:	4b e3       	ldi	r20, 0x3B	; 59
    1aca:	55 e4       	ldi	r21, 0x45	; 69
    1acc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ad0:	dc 01       	movw	r26, r24
    1ad2:	cb 01       	movw	r24, r22
    1ad4:	8f 83       	std	Y+7, r24	; 0x07
    1ad6:	98 87       	std	Y+8, r25	; 0x08
    1ad8:	a9 87       	std	Y+9, r26	; 0x09
    1ada:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1adc:	6f 81       	ldd	r22, Y+7	; 0x07
    1ade:	78 85       	ldd	r23, Y+8	; 0x08
    1ae0:	89 85       	ldd	r24, Y+9	; 0x09
    1ae2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ae4:	20 e0       	ldi	r18, 0x00	; 0
    1ae6:	30 e0       	ldi	r19, 0x00	; 0
    1ae8:	40 e8       	ldi	r20, 0x80	; 128
    1aea:	5f e3       	ldi	r21, 0x3F	; 63
    1aec:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1af0:	88 23       	and	r24, r24
    1af2:	2c f4       	brge	.+10     	; 0x1afe <LCD_vidWriteCharctr+0x186>
		__ticks = 1;
    1af4:	81 e0       	ldi	r24, 0x01	; 1
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	9e 83       	std	Y+6, r25	; 0x06
    1afa:	8d 83       	std	Y+5, r24	; 0x05
    1afc:	3f c0       	rjmp	.+126    	; 0x1b7c <LCD_vidWriteCharctr+0x204>
	else if (__tmp > 65535)
    1afe:	6f 81       	ldd	r22, Y+7	; 0x07
    1b00:	78 85       	ldd	r23, Y+8	; 0x08
    1b02:	89 85       	ldd	r24, Y+9	; 0x09
    1b04:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b06:	20 e0       	ldi	r18, 0x00	; 0
    1b08:	3f ef       	ldi	r19, 0xFF	; 255
    1b0a:	4f e7       	ldi	r20, 0x7F	; 127
    1b0c:	57 e4       	ldi	r21, 0x47	; 71
    1b0e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b12:	18 16       	cp	r1, r24
    1b14:	4c f5       	brge	.+82     	; 0x1b68 <LCD_vidWriteCharctr+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b16:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b18:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b1a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b1c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b1e:	20 e0       	ldi	r18, 0x00	; 0
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	40 e2       	ldi	r20, 0x20	; 32
    1b24:	51 e4       	ldi	r21, 0x41	; 65
    1b26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b2a:	dc 01       	movw	r26, r24
    1b2c:	cb 01       	movw	r24, r22
    1b2e:	bc 01       	movw	r22, r24
    1b30:	cd 01       	movw	r24, r26
    1b32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b36:	dc 01       	movw	r26, r24
    1b38:	cb 01       	movw	r24, r22
    1b3a:	9e 83       	std	Y+6, r25	; 0x06
    1b3c:	8d 83       	std	Y+5, r24	; 0x05
    1b3e:	0f c0       	rjmp	.+30     	; 0x1b5e <LCD_vidWriteCharctr+0x1e6>
    1b40:	8c e2       	ldi	r24, 0x2C	; 44
    1b42:	91 e0       	ldi	r25, 0x01	; 1
    1b44:	9c 83       	std	Y+4, r25	; 0x04
    1b46:	8b 83       	std	Y+3, r24	; 0x03
    1b48:	8b 81       	ldd	r24, Y+3	; 0x03
    1b4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b4c:	01 97       	sbiw	r24, 0x01	; 1
    1b4e:	f1 f7       	brne	.-4      	; 0x1b4c <LCD_vidWriteCharctr+0x1d4>
    1b50:	9c 83       	std	Y+4, r25	; 0x04
    1b52:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b54:	8d 81       	ldd	r24, Y+5	; 0x05
    1b56:	9e 81       	ldd	r25, Y+6	; 0x06
    1b58:	01 97       	sbiw	r24, 0x01	; 1
    1b5a:	9e 83       	std	Y+6, r25	; 0x06
    1b5c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b60:	9e 81       	ldd	r25, Y+6	; 0x06
    1b62:	00 97       	sbiw	r24, 0x00	; 0
    1b64:	69 f7       	brne	.-38     	; 0x1b40 <LCD_vidWriteCharctr+0x1c8>
    1b66:	14 c0       	rjmp	.+40     	; 0x1b90 <LCD_vidWriteCharctr+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b68:	6f 81       	ldd	r22, Y+7	; 0x07
    1b6a:	78 85       	ldd	r23, Y+8	; 0x08
    1b6c:	89 85       	ldd	r24, Y+9	; 0x09
    1b6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b74:	dc 01       	movw	r26, r24
    1b76:	cb 01       	movw	r24, r22
    1b78:	9e 83       	std	Y+6, r25	; 0x06
    1b7a:	8d 83       	std	Y+5, r24	; 0x05
    1b7c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b7e:	9e 81       	ldd	r25, Y+6	; 0x06
    1b80:	9a 83       	std	Y+2, r25	; 0x02
    1b82:	89 83       	std	Y+1, r24	; 0x01
    1b84:	89 81       	ldd	r24, Y+1	; 0x01
    1b86:	9a 81       	ldd	r25, Y+2	; 0x02
    1b88:	01 97       	sbiw	r24, 0x01	; 1
    1b8a:	f1 f7       	brne	.-4      	; 0x1b88 <LCD_vidWriteCharctr+0x210>
    1b8c:	9a 83       	std	Y+2, r25	; 0x02
    1b8e:	89 83       	std	Y+1, r24	; 0x01

	/* Delay 10 to let the LCD Display the character */
	_delay_ms(10);

}
    1b90:	6d 96       	adiw	r28, 0x1d	; 29
    1b92:	0f b6       	in	r0, 0x3f	; 63
    1b94:	f8 94       	cli
    1b96:	de bf       	out	0x3e, r29	; 62
    1b98:	0f be       	out	0x3f, r0	; 63
    1b9a:	cd bf       	out	0x3d, r28	; 61
    1b9c:	cf 91       	pop	r28
    1b9e:	df 91       	pop	r29
    1ba0:	08 95       	ret

00001ba2 <LCD_vidWriteString>:
/* Description! Interface to write string on LCD screen                                */
/* Input      ! Pointer to the string                                                  */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index)
{
    1ba2:	df 93       	push	r29
    1ba4:	cf 93       	push	r28
    1ba6:	cd b7       	in	r28, 0x3d	; 61
    1ba8:	de b7       	in	r29, 0x3e	; 62
    1baa:	62 97       	sbiw	r28, 0x12	; 18
    1bac:	0f b6       	in	r0, 0x3f	; 63
    1bae:	f8 94       	cli
    1bb0:	de bf       	out	0x3e, r29	; 62
    1bb2:	0f be       	out	0x3f, r0	; 63
    1bb4:	cd bf       	out	0x3d, r28	; 61
    1bb6:	99 8b       	std	Y+17, r25	; 0x11
    1bb8:	88 8b       	std	Y+16, r24	; 0x10
    1bba:	6a 8b       	std	Y+18, r22	; 0x12
	/* Local loop index */
	u8 iteration=0;
    1bbc:	1f 86       	std	Y+15, r1	; 0x0f
	/*For loop to write all the array*/
	for (iteration=0; iteration<u8Index ; iteration++)
    1bbe:	1f 86       	std	Y+15, r1	; 0x0f
    1bc0:	80 c0       	rjmp	.+256    	; 0x1cc2 <LCD_vidWriteString+0x120>
	{

		/* Write Character on LCD */
		LCD_vidWriteCharctr(pu8StringCpy[iteration]);
    1bc2:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bc4:	28 2f       	mov	r18, r24
    1bc6:	30 e0       	ldi	r19, 0x00	; 0
    1bc8:	88 89       	ldd	r24, Y+16	; 0x10
    1bca:	99 89       	ldd	r25, Y+17	; 0x11
    1bcc:	fc 01       	movw	r30, r24
    1bce:	e2 0f       	add	r30, r18
    1bd0:	f3 1f       	adc	r31, r19
    1bd2:	80 81       	ld	r24, Z
    1bd4:	0e 94 bc 0c 	call	0x1978	; 0x1978 <LCD_vidWriteCharctr>
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	a0 e0       	ldi	r26, 0x00	; 0
    1bde:	b0 e4       	ldi	r27, 0x40	; 64
    1be0:	8b 87       	std	Y+11, r24	; 0x0b
    1be2:	9c 87       	std	Y+12, r25	; 0x0c
    1be4:	ad 87       	std	Y+13, r26	; 0x0d
    1be6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bea:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bec:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bee:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bf0:	20 e0       	ldi	r18, 0x00	; 0
    1bf2:	30 e8       	ldi	r19, 0x80	; 128
    1bf4:	4b e3       	ldi	r20, 0x3B	; 59
    1bf6:	55 e4       	ldi	r21, 0x45	; 69
    1bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bfc:	dc 01       	movw	r26, r24
    1bfe:	cb 01       	movw	r24, r22
    1c00:	8f 83       	std	Y+7, r24	; 0x07
    1c02:	98 87       	std	Y+8, r25	; 0x08
    1c04:	a9 87       	std	Y+9, r26	; 0x09
    1c06:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c08:	6f 81       	ldd	r22, Y+7	; 0x07
    1c0a:	78 85       	ldd	r23, Y+8	; 0x08
    1c0c:	89 85       	ldd	r24, Y+9	; 0x09
    1c0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	40 e8       	ldi	r20, 0x80	; 128
    1c16:	5f e3       	ldi	r21, 0x3F	; 63
    1c18:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c1c:	88 23       	and	r24, r24
    1c1e:	2c f4       	brge	.+10     	; 0x1c2a <LCD_vidWriteString+0x88>
		__ticks = 1;
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	9e 83       	std	Y+6, r25	; 0x06
    1c26:	8d 83       	std	Y+5, r24	; 0x05
    1c28:	3f c0       	rjmp	.+126    	; 0x1ca8 <LCD_vidWriteString+0x106>
	else if (__tmp > 65535)
    1c2a:	6f 81       	ldd	r22, Y+7	; 0x07
    1c2c:	78 85       	ldd	r23, Y+8	; 0x08
    1c2e:	89 85       	ldd	r24, Y+9	; 0x09
    1c30:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c32:	20 e0       	ldi	r18, 0x00	; 0
    1c34:	3f ef       	ldi	r19, 0xFF	; 255
    1c36:	4f e7       	ldi	r20, 0x7F	; 127
    1c38:	57 e4       	ldi	r21, 0x47	; 71
    1c3a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c3e:	18 16       	cp	r1, r24
    1c40:	4c f5       	brge	.+82     	; 0x1c94 <LCD_vidWriteString+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c42:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c44:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c46:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c48:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c4a:	20 e0       	ldi	r18, 0x00	; 0
    1c4c:	30 e0       	ldi	r19, 0x00	; 0
    1c4e:	40 e2       	ldi	r20, 0x20	; 32
    1c50:	51 e4       	ldi	r21, 0x41	; 65
    1c52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c56:	dc 01       	movw	r26, r24
    1c58:	cb 01       	movw	r24, r22
    1c5a:	bc 01       	movw	r22, r24
    1c5c:	cd 01       	movw	r24, r26
    1c5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c62:	dc 01       	movw	r26, r24
    1c64:	cb 01       	movw	r24, r22
    1c66:	9e 83       	std	Y+6, r25	; 0x06
    1c68:	8d 83       	std	Y+5, r24	; 0x05
    1c6a:	0f c0       	rjmp	.+30     	; 0x1c8a <LCD_vidWriteString+0xe8>
    1c6c:	8c e2       	ldi	r24, 0x2C	; 44
    1c6e:	91 e0       	ldi	r25, 0x01	; 1
    1c70:	9c 83       	std	Y+4, r25	; 0x04
    1c72:	8b 83       	std	Y+3, r24	; 0x03
    1c74:	8b 81       	ldd	r24, Y+3	; 0x03
    1c76:	9c 81       	ldd	r25, Y+4	; 0x04
    1c78:	01 97       	sbiw	r24, 0x01	; 1
    1c7a:	f1 f7       	brne	.-4      	; 0x1c78 <LCD_vidWriteString+0xd6>
    1c7c:	9c 83       	std	Y+4, r25	; 0x04
    1c7e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c80:	8d 81       	ldd	r24, Y+5	; 0x05
    1c82:	9e 81       	ldd	r25, Y+6	; 0x06
    1c84:	01 97       	sbiw	r24, 0x01	; 1
    1c86:	9e 83       	std	Y+6, r25	; 0x06
    1c88:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c8a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c8c:	9e 81       	ldd	r25, Y+6	; 0x06
    1c8e:	00 97       	sbiw	r24, 0x00	; 0
    1c90:	69 f7       	brne	.-38     	; 0x1c6c <LCD_vidWriteString+0xca>
    1c92:	14 c0       	rjmp	.+40     	; 0x1cbc <LCD_vidWriteString+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c94:	6f 81       	ldd	r22, Y+7	; 0x07
    1c96:	78 85       	ldd	r23, Y+8	; 0x08
    1c98:	89 85       	ldd	r24, Y+9	; 0x09
    1c9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	9e 83       	std	Y+6, r25	; 0x06
    1ca6:	8d 83       	std	Y+5, r24	; 0x05
    1ca8:	8d 81       	ldd	r24, Y+5	; 0x05
    1caa:	9e 81       	ldd	r25, Y+6	; 0x06
    1cac:	9a 83       	std	Y+2, r25	; 0x02
    1cae:	89 83       	std	Y+1, r24	; 0x01
    1cb0:	89 81       	ldd	r24, Y+1	; 0x01
    1cb2:	9a 81       	ldd	r25, Y+2	; 0x02
    1cb4:	01 97       	sbiw	r24, 0x01	; 1
    1cb6:	f1 f7       	brne	.-4      	; 0x1cb4 <LCD_vidWriteString+0x112>
    1cb8:	9a 83       	std	Y+2, r25	; 0x02
    1cba:	89 83       	std	Y+1, r24	; 0x01
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index)
{
	/* Local loop index */
	u8 iteration=0;
	/*For loop to write all the array*/
	for (iteration=0; iteration<u8Index ; iteration++)
    1cbc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cbe:	8f 5f       	subi	r24, 0xFF	; 255
    1cc0:	8f 87       	std	Y+15, r24	; 0x0f
    1cc2:	9f 85       	ldd	r25, Y+15	; 0x0f
    1cc4:	8a 89       	ldd	r24, Y+18	; 0x12
    1cc6:	98 17       	cp	r25, r24
    1cc8:	08 f4       	brcc	.+2      	; 0x1ccc <LCD_vidWriteString+0x12a>
    1cca:	7b cf       	rjmp	.-266    	; 0x1bc2 <LCD_vidWriteString+0x20>

		/* Delay to let the LCD show the character */
		_delay_ms(2);
	}

}
    1ccc:	62 96       	adiw	r28, 0x12	; 18
    1cce:	0f b6       	in	r0, 0x3f	; 63
    1cd0:	f8 94       	cli
    1cd2:	de bf       	out	0x3e, r29	; 62
    1cd4:	0f be       	out	0x3f, r0	; 63
    1cd6:	cd bf       	out	0x3d, r28	; 61
    1cd8:	cf 91       	pop	r28
    1cda:	df 91       	pop	r29
    1cdc:	08 95       	ret

00001cde <LCD_voidNumberToString>:
extern void LCD_voidNumberToString(u32 Number)
{
    1cde:	df 93       	push	r29
    1ce0:	cf 93       	push	r28
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	29 97       	sbiw	r28, 0x09	; 9
    1ce8:	0f b6       	in	r0, 0x3f	; 63
    1cea:	f8 94       	cli
    1cec:	de bf       	out	0x3e, r29	; 62
    1cee:	0f be       	out	0x3f, r0	; 63
    1cf0:	cd bf       	out	0x3d, r28	; 61
    1cf2:	6e 83       	std	Y+6, r22	; 0x06
    1cf4:	7f 83       	std	Y+7, r23	; 0x07
    1cf6:	88 87       	std	Y+8, r24	; 0x08
    1cf8:	99 87       	std	Y+9, r25	; 0x09
	u8 reminder ;
	u32 newNumber=1;// starts with ONE in case if the user entered a number that ends with 0
    1cfa:	81 e0       	ldi	r24, 0x01	; 1
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	a0 e0       	ldi	r26, 0x00	; 0
    1d00:	b0 e0       	ldi	r27, 0x00	; 0
    1d02:	89 83       	std	Y+1, r24	; 0x01
    1d04:	9a 83       	std	Y+2, r25	; 0x02
    1d06:	ab 83       	std	Y+3, r26	; 0x03
    1d08:	bc 83       	std	Y+4, r27	; 0x04
	if(Number==0)
    1d0a:	8e 81       	ldd	r24, Y+6	; 0x06
    1d0c:	9f 81       	ldd	r25, Y+7	; 0x07
    1d0e:	a8 85       	ldd	r26, Y+8	; 0x08
    1d10:	b9 85       	ldd	r27, Y+9	; 0x09
    1d12:	00 97       	sbiw	r24, 0x00	; 0
    1d14:	a1 05       	cpc	r26, r1
    1d16:	b1 05       	cpc	r27, r1
    1d18:	09 f0       	breq	.+2      	; 0x1d1c <LCD_voidNumberToString+0x3e>
    1d1a:	40 c0       	rjmp	.+128    	; 0x1d9c <LCD_voidNumberToString+0xbe>
	{
		LCD_vidWriteCharctr('0');	// display 0 if the user entered 0
    1d1c:	80 e3       	ldi	r24, 0x30	; 48
    1d1e:	0e 94 bc 0c 	call	0x1978	; 0x1978 <LCD_vidWriteCharctr>
    1d22:	3c c0       	rjmp	.+120    	; 0x1d9c <LCD_voidNumberToString+0xbe>
	}
	while(Number!=0)	// invert the number
	{
		reminder = Number%10;
    1d24:	8e 81       	ldd	r24, Y+6	; 0x06
    1d26:	9f 81       	ldd	r25, Y+7	; 0x07
    1d28:	a8 85       	ldd	r26, Y+8	; 0x08
    1d2a:	b9 85       	ldd	r27, Y+9	; 0x09
    1d2c:	2a e0       	ldi	r18, 0x0A	; 10
    1d2e:	30 e0       	ldi	r19, 0x00	; 0
    1d30:	40 e0       	ldi	r20, 0x00	; 0
    1d32:	50 e0       	ldi	r21, 0x00	; 0
    1d34:	bc 01       	movw	r22, r24
    1d36:	cd 01       	movw	r24, r26
    1d38:	0e 94 81 13 	call	0x2702	; 0x2702 <__udivmodsi4>
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	cb 01       	movw	r24, r22
    1d40:	8d 83       	std	Y+5, r24	; 0x05
	newNumber=(newNumber*10)+reminder;
    1d42:	89 81       	ldd	r24, Y+1	; 0x01
    1d44:	9a 81       	ldd	r25, Y+2	; 0x02
    1d46:	ab 81       	ldd	r26, Y+3	; 0x03
    1d48:	bc 81       	ldd	r27, Y+4	; 0x04
    1d4a:	2a e0       	ldi	r18, 0x0A	; 10
    1d4c:	30 e0       	ldi	r19, 0x00	; 0
    1d4e:	40 e0       	ldi	r20, 0x00	; 0
    1d50:	50 e0       	ldi	r21, 0x00	; 0
    1d52:	bc 01       	movw	r22, r24
    1d54:	cd 01       	movw	r24, r26
    1d56:	0e 94 4e 13 	call	0x269c	; 0x269c <__mulsi3>
    1d5a:	9b 01       	movw	r18, r22
    1d5c:	ac 01       	movw	r20, r24
    1d5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d60:	88 2f       	mov	r24, r24
    1d62:	90 e0       	ldi	r25, 0x00	; 0
    1d64:	a0 e0       	ldi	r26, 0x00	; 0
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	82 0f       	add	r24, r18
    1d6a:	93 1f       	adc	r25, r19
    1d6c:	a4 1f       	adc	r26, r20
    1d6e:	b5 1f       	adc	r27, r21
    1d70:	89 83       	std	Y+1, r24	; 0x01
    1d72:	9a 83       	std	Y+2, r25	; 0x02
    1d74:	ab 83       	std	Y+3, r26	; 0x03
    1d76:	bc 83       	std	Y+4, r27	; 0x04
			Number=Number/10;
    1d78:	8e 81       	ldd	r24, Y+6	; 0x06
    1d7a:	9f 81       	ldd	r25, Y+7	; 0x07
    1d7c:	a8 85       	ldd	r26, Y+8	; 0x08
    1d7e:	b9 85       	ldd	r27, Y+9	; 0x09
    1d80:	2a e0       	ldi	r18, 0x0A	; 10
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	40 e0       	ldi	r20, 0x00	; 0
    1d86:	50 e0       	ldi	r21, 0x00	; 0
    1d88:	bc 01       	movw	r22, r24
    1d8a:	cd 01       	movw	r24, r26
    1d8c:	0e 94 81 13 	call	0x2702	; 0x2702 <__udivmodsi4>
    1d90:	da 01       	movw	r26, r20
    1d92:	c9 01       	movw	r24, r18
    1d94:	8e 83       	std	Y+6, r24	; 0x06
    1d96:	9f 83       	std	Y+7, r25	; 0x07
    1d98:	a8 87       	std	Y+8, r26	; 0x08
    1d9a:	b9 87       	std	Y+9, r27	; 0x09
	u32 newNumber=1;// starts with ONE in case if the user entered a number that ends with 0
	if(Number==0)
	{
		LCD_vidWriteCharctr('0');	// display 0 if the user entered 0
	}
	while(Number!=0)	// invert the number
    1d9c:	8e 81       	ldd	r24, Y+6	; 0x06
    1d9e:	9f 81       	ldd	r25, Y+7	; 0x07
    1da0:	a8 85       	ldd	r26, Y+8	; 0x08
    1da2:	b9 85       	ldd	r27, Y+9	; 0x09
    1da4:	00 97       	sbiw	r24, 0x00	; 0
    1da6:	a1 05       	cpc	r26, r1
    1da8:	b1 05       	cpc	r27, r1
    1daa:	09 f0       	breq	.+2      	; 0x1dae <LCD_voidNumberToString+0xd0>
    1dac:	bb cf       	rjmp	.-138    	; 0x1d24 <LCD_voidNumberToString+0x46>
    1dae:	23 c0       	rjmp	.+70     	; 0x1df6 <LCD_voidNumberToString+0x118>
			Number=Number/10;

	}
	while(newNumber!=1)//display the intverted number
	{
		LCD_vidWriteCharctr(48+(newNumber%10));// to display (ASCII of 0 + the number)
    1db0:	89 81       	ldd	r24, Y+1	; 0x01
    1db2:	9a 81       	ldd	r25, Y+2	; 0x02
    1db4:	ab 81       	ldd	r26, Y+3	; 0x03
    1db6:	bc 81       	ldd	r27, Y+4	; 0x04
    1db8:	2a e0       	ldi	r18, 0x0A	; 10
    1dba:	30 e0       	ldi	r19, 0x00	; 0
    1dbc:	40 e0       	ldi	r20, 0x00	; 0
    1dbe:	50 e0       	ldi	r21, 0x00	; 0
    1dc0:	bc 01       	movw	r22, r24
    1dc2:	cd 01       	movw	r24, r26
    1dc4:	0e 94 81 13 	call	0x2702	; 0x2702 <__udivmodsi4>
    1dc8:	dc 01       	movw	r26, r24
    1dca:	cb 01       	movw	r24, r22
    1dcc:	80 5d       	subi	r24, 0xD0	; 208
    1dce:	0e 94 bc 0c 	call	0x1978	; 0x1978 <LCD_vidWriteCharctr>
		newNumber=newNumber/10;
    1dd2:	89 81       	ldd	r24, Y+1	; 0x01
    1dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd6:	ab 81       	ldd	r26, Y+3	; 0x03
    1dd8:	bc 81       	ldd	r27, Y+4	; 0x04
    1dda:	2a e0       	ldi	r18, 0x0A	; 10
    1ddc:	30 e0       	ldi	r19, 0x00	; 0
    1dde:	40 e0       	ldi	r20, 0x00	; 0
    1de0:	50 e0       	ldi	r21, 0x00	; 0
    1de2:	bc 01       	movw	r22, r24
    1de4:	cd 01       	movw	r24, r26
    1de6:	0e 94 81 13 	call	0x2702	; 0x2702 <__udivmodsi4>
    1dea:	da 01       	movw	r26, r20
    1dec:	c9 01       	movw	r24, r18
    1dee:	89 83       	std	Y+1, r24	; 0x01
    1df0:	9a 83       	std	Y+2, r25	; 0x02
    1df2:	ab 83       	std	Y+3, r26	; 0x03
    1df4:	bc 83       	std	Y+4, r27	; 0x04
		reminder = Number%10;
	newNumber=(newNumber*10)+reminder;
			Number=Number/10;

	}
	while(newNumber!=1)//display the intverted number
    1df6:	89 81       	ldd	r24, Y+1	; 0x01
    1df8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfa:	ab 81       	ldd	r26, Y+3	; 0x03
    1dfc:	bc 81       	ldd	r27, Y+4	; 0x04
    1dfe:	81 30       	cpi	r24, 0x01	; 1
    1e00:	91 05       	cpc	r25, r1
    1e02:	a1 05       	cpc	r26, r1
    1e04:	b1 05       	cpc	r27, r1
    1e06:	a1 f6       	brne	.-88     	; 0x1db0 <LCD_voidNumberToString+0xd2>
	{
		LCD_vidWriteCharctr(48+(newNumber%10));// to display (ASCII of 0 + the number)
		newNumber=newNumber/10;

	}
}
    1e08:	29 96       	adiw	r28, 0x09	; 9
    1e0a:	0f b6       	in	r0, 0x3f	; 63
    1e0c:	f8 94       	cli
    1e0e:	de bf       	out	0x3e, r29	; 62
    1e10:	0f be       	out	0x3f, r0	; 63
    1e12:	cd bf       	out	0x3d, r28	; 61
    1e14:	cf 91       	pop	r28
    1e16:	df 91       	pop	r29
    1e18:	08 95       	ret

00001e1a <Gotoxy>:
/* Description! Interface to start the writing process at certain digit in the LCD     */
/* Input      ! Y = Row position , X = Column position                                 */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void Gotoxy (u8 Y,u8 X)
{
    1e1a:	df 93       	push	r29
    1e1c:	cf 93       	push	r28
    1e1e:	00 d0       	rcall	.+0      	; 0x1e20 <Gotoxy+0x6>
    1e20:	00 d0       	rcall	.+0      	; 0x1e22 <Gotoxy+0x8>
    1e22:	cd b7       	in	r28, 0x3d	; 61
    1e24:	de b7       	in	r29, 0x3e	; 62
    1e26:	89 83       	std	Y+1, r24	; 0x01
    1e28:	6a 83       	std	Y+2, r22	; 0x02
	if (X>0 && X<=16)
    1e2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2c:	88 23       	and	r24, r24
    1e2e:	e1 f0       	breq	.+56     	; 0x1e68 <Gotoxy+0x4e>
    1e30:	8a 81       	ldd	r24, Y+2	; 0x02
    1e32:	81 31       	cpi	r24, 0x11	; 17
    1e34:	c8 f4       	brcc	.+50     	; 0x1e68 <Gotoxy+0x4e>
	{
	    switch(Y)
    1e36:	89 81       	ldd	r24, Y+1	; 0x01
    1e38:	28 2f       	mov	r18, r24
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	3c 83       	std	Y+4, r19	; 0x04
    1e3e:	2b 83       	std	Y+3, r18	; 0x03
    1e40:	8b 81       	ldd	r24, Y+3	; 0x03
    1e42:	9c 81       	ldd	r25, Y+4	; 0x04
    1e44:	81 30       	cpi	r24, 0x01	; 1
    1e46:	91 05       	cpc	r25, r1
    1e48:	31 f0       	breq	.+12     	; 0x1e56 <Gotoxy+0x3c>
    1e4a:	2b 81       	ldd	r18, Y+3	; 0x03
    1e4c:	3c 81       	ldd	r19, Y+4	; 0x04
    1e4e:	22 30       	cpi	r18, 0x02	; 2
    1e50:	31 05       	cpc	r19, r1
    1e52:	31 f0       	breq	.+12     	; 0x1e60 <Gotoxy+0x46>
    1e54:	09 c0       	rjmp	.+18     	; 0x1e68 <Gotoxy+0x4e>
	    {
		    case 1:
		    	/*Set DD RAM Address command for first row*/
		    	LCD_vidSendCommand(X+127);
    1e56:	8a 81       	ldd	r24, Y+2	; 0x02
    1e58:	81 58       	subi	r24, 0x81	; 129
    1e5a:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
    1e5e:	04 c0       	rjmp	.+8      	; 0x1e68 <Gotoxy+0x4e>
		    break;
		    case 2:
		    	/*Set DD RAM Address command for second row*/
		    	LCD_vidSendCommand(X+191);
    1e60:	8a 81       	ldd	r24, Y+2	; 0x02
    1e62:	81 54       	subi	r24, 0x41	; 65
    1e64:	0e 94 a7 0b 	call	0x174e	; 0x174e <LCD_vidSendCommand>
		    break;
		    default:
		    break;
	    }
	}
}
    1e68:	0f 90       	pop	r0
    1e6a:	0f 90       	pop	r0
    1e6c:	0f 90       	pop	r0
    1e6e:	0f 90       	pop	r0
    1e70:	cf 91       	pop	r28
    1e72:	df 91       	pop	r29
    1e74:	08 95       	ret

00001e76 <DIO_SetPinDir>:

/*****************Interfaces*******************/
/****************DIO_SetPinDir*****************/
/*Set Pin Direction*/
void DIO_SetPinDir(u8 Port_ID, u8 Pin_no, u8 Pin_Dir)
{
    1e76:	df 93       	push	r29
    1e78:	cf 93       	push	r28
    1e7a:	cd b7       	in	r28, 0x3d	; 61
    1e7c:	de b7       	in	r29, 0x3e	; 62
    1e7e:	27 97       	sbiw	r28, 0x07	; 7
    1e80:	0f b6       	in	r0, 0x3f	; 63
    1e82:	f8 94       	cli
    1e84:	de bf       	out	0x3e, r29	; 62
    1e86:	0f be       	out	0x3f, r0	; 63
    1e88:	cd bf       	out	0x3d, r28	; 61
    1e8a:	89 83       	std	Y+1, r24	; 0x01
    1e8c:	6a 83       	std	Y+2, r22	; 0x02
    1e8e:	4b 83       	std	Y+3, r20	; 0x03
	/*Check the Port ID and Pin value are valid*/
	if((Port_ID <= PORTD)&&(Pin_no <= PIN_7))
    1e90:	89 81       	ldd	r24, Y+1	; 0x01
    1e92:	84 30       	cpi	r24, 0x04	; 4
    1e94:	08 f0       	brcs	.+2      	; 0x1e98 <DIO_SetPinDir+0x22>
    1e96:	ee c0       	rjmp	.+476    	; 0x2074 <DIO_SetPinDir+0x1fe>
    1e98:	8a 81       	ldd	r24, Y+2	; 0x02
    1e9a:	88 30       	cpi	r24, 0x08	; 8
    1e9c:	08 f0       	brcs	.+2      	; 0x1ea0 <DIO_SetPinDir+0x2a>
    1e9e:	ea c0       	rjmp	.+468    	; 0x2074 <DIO_SetPinDir+0x1fe>
	{
		/*The ID is valid check the Pin Direction*/
		if(Pin_Dir == INPUT)
    1ea0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea2:	88 23       	and	r24, r24
    1ea4:	09 f0       	breq	.+2      	; 0x1ea8 <DIO_SetPinDir+0x32>
    1ea6:	74 c0       	rjmp	.+232    	; 0x1f90 <DIO_SetPinDir+0x11a>
		{
			/*Configure Pin as Input*/
			switch(Port_ID)
    1ea8:	89 81       	ldd	r24, Y+1	; 0x01
    1eaa:	28 2f       	mov	r18, r24
    1eac:	30 e0       	ldi	r19, 0x00	; 0
    1eae:	3f 83       	std	Y+7, r19	; 0x07
    1eb0:	2e 83       	std	Y+6, r18	; 0x06
    1eb2:	8e 81       	ldd	r24, Y+6	; 0x06
    1eb4:	9f 81       	ldd	r25, Y+7	; 0x07
    1eb6:	81 30       	cpi	r24, 0x01	; 1
    1eb8:	91 05       	cpc	r25, r1
    1eba:	59 f1       	breq	.+86     	; 0x1f12 <DIO_SetPinDir+0x9c>
    1ebc:	2e 81       	ldd	r18, Y+6	; 0x06
    1ebe:	3f 81       	ldd	r19, Y+7	; 0x07
    1ec0:	22 30       	cpi	r18, 0x02	; 2
    1ec2:	31 05       	cpc	r19, r1
    1ec4:	2c f4       	brge	.+10     	; 0x1ed0 <DIO_SetPinDir+0x5a>
    1ec6:	8e 81       	ldd	r24, Y+6	; 0x06
    1ec8:	9f 81       	ldd	r25, Y+7	; 0x07
    1eca:	00 97       	sbiw	r24, 0x00	; 0
    1ecc:	69 f0       	breq	.+26     	; 0x1ee8 <DIO_SetPinDir+0x72>
    1ece:	d2 c0       	rjmp	.+420    	; 0x2074 <DIO_SetPinDir+0x1fe>
    1ed0:	2e 81       	ldd	r18, Y+6	; 0x06
    1ed2:	3f 81       	ldd	r19, Y+7	; 0x07
    1ed4:	22 30       	cpi	r18, 0x02	; 2
    1ed6:	31 05       	cpc	r19, r1
    1ed8:	89 f1       	breq	.+98     	; 0x1f3c <DIO_SetPinDir+0xc6>
    1eda:	8e 81       	ldd	r24, Y+6	; 0x06
    1edc:	9f 81       	ldd	r25, Y+7	; 0x07
    1ede:	83 30       	cpi	r24, 0x03	; 3
    1ee0:	91 05       	cpc	r25, r1
    1ee2:	09 f4       	brne	.+2      	; 0x1ee6 <DIO_SetPinDir+0x70>
    1ee4:	40 c0       	rjmp	.+128    	; 0x1f66 <DIO_SetPinDir+0xf0>
    1ee6:	c6 c0       	rjmp	.+396    	; 0x2074 <DIO_SetPinDir+0x1fe>
			{
			case PORTA:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTA*/
				CLR_BIT(DDRA_REG,Pin_no);
    1ee8:	aa e3       	ldi	r26, 0x3A	; 58
    1eea:	b0 e0       	ldi	r27, 0x00	; 0
    1eec:	ea e3       	ldi	r30, 0x3A	; 58
    1eee:	f0 e0       	ldi	r31, 0x00	; 0
    1ef0:	80 81       	ld	r24, Z
    1ef2:	48 2f       	mov	r20, r24
    1ef4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef6:	28 2f       	mov	r18, r24
    1ef8:	30 e0       	ldi	r19, 0x00	; 0
    1efa:	81 e0       	ldi	r24, 0x01	; 1
    1efc:	90 e0       	ldi	r25, 0x00	; 0
    1efe:	02 2e       	mov	r0, r18
    1f00:	02 c0       	rjmp	.+4      	; 0x1f06 <DIO_SetPinDir+0x90>
    1f02:	88 0f       	add	r24, r24
    1f04:	99 1f       	adc	r25, r25
    1f06:	0a 94       	dec	r0
    1f08:	e2 f7       	brpl	.-8      	; 0x1f02 <DIO_SetPinDir+0x8c>
    1f0a:	80 95       	com	r24
    1f0c:	84 23       	and	r24, r20
    1f0e:	8c 93       	st	X, r24
    1f10:	b1 c0       	rjmp	.+354    	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			case PORTB:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTB*/
				CLR_BIT(DDRB_REG,Pin_no);
    1f12:	a7 e3       	ldi	r26, 0x37	; 55
    1f14:	b0 e0       	ldi	r27, 0x00	; 0
    1f16:	e7 e3       	ldi	r30, 0x37	; 55
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	48 2f       	mov	r20, r24
    1f1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f20:	28 2f       	mov	r18, r24
    1f22:	30 e0       	ldi	r19, 0x00	; 0
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	02 2e       	mov	r0, r18
    1f2a:	02 c0       	rjmp	.+4      	; 0x1f30 <DIO_SetPinDir+0xba>
    1f2c:	88 0f       	add	r24, r24
    1f2e:	99 1f       	adc	r25, r25
    1f30:	0a 94       	dec	r0
    1f32:	e2 f7       	brpl	.-8      	; 0x1f2c <DIO_SetPinDir+0xb6>
    1f34:	80 95       	com	r24
    1f36:	84 23       	and	r24, r20
    1f38:	8c 93       	st	X, r24
    1f3a:	9c c0       	rjmp	.+312    	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			case PORTC:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTC*/
				CLR_BIT(DDRC_REG,Pin_no);
    1f3c:	a4 e3       	ldi	r26, 0x34	; 52
    1f3e:	b0 e0       	ldi	r27, 0x00	; 0
    1f40:	e4 e3       	ldi	r30, 0x34	; 52
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	80 81       	ld	r24, Z
    1f46:	48 2f       	mov	r20, r24
    1f48:	8a 81       	ldd	r24, Y+2	; 0x02
    1f4a:	28 2f       	mov	r18, r24
    1f4c:	30 e0       	ldi	r19, 0x00	; 0
    1f4e:	81 e0       	ldi	r24, 0x01	; 1
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	02 2e       	mov	r0, r18
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <DIO_SetPinDir+0xe4>
    1f56:	88 0f       	add	r24, r24
    1f58:	99 1f       	adc	r25, r25
    1f5a:	0a 94       	dec	r0
    1f5c:	e2 f7       	brpl	.-8      	; 0x1f56 <DIO_SetPinDir+0xe0>
    1f5e:	80 95       	com	r24
    1f60:	84 23       	and	r24, r20
    1f62:	8c 93       	st	X, r24
    1f64:	87 c0       	rjmp	.+270    	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			case PORTD:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTD*/
				CLR_BIT(DDRD_REG,Pin_no);
    1f66:	a1 e3       	ldi	r26, 0x31	; 49
    1f68:	b0 e0       	ldi	r27, 0x00	; 0
    1f6a:	e1 e3       	ldi	r30, 0x31	; 49
    1f6c:	f0 e0       	ldi	r31, 0x00	; 0
    1f6e:	80 81       	ld	r24, Z
    1f70:	48 2f       	mov	r20, r24
    1f72:	8a 81       	ldd	r24, Y+2	; 0x02
    1f74:	28 2f       	mov	r18, r24
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	81 e0       	ldi	r24, 0x01	; 1
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	02 2e       	mov	r0, r18
    1f7e:	02 c0       	rjmp	.+4      	; 0x1f84 <DIO_SetPinDir+0x10e>
    1f80:	88 0f       	add	r24, r24
    1f82:	99 1f       	adc	r25, r25
    1f84:	0a 94       	dec	r0
    1f86:	e2 f7       	brpl	.-8      	; 0x1f80 <DIO_SetPinDir+0x10a>
    1f88:	80 95       	com	r24
    1f8a:	84 23       	and	r24, r20
    1f8c:	8c 93       	st	X, r24
    1f8e:	72 c0       	rjmp	.+228    	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			}

		}
		else if(Pin_Dir == OUTPUT)
    1f90:	8b 81       	ldd	r24, Y+3	; 0x03
    1f92:	81 30       	cpi	r24, 0x01	; 1
    1f94:	09 f0       	breq	.+2      	; 0x1f98 <DIO_SetPinDir+0x122>
    1f96:	6e c0       	rjmp	.+220    	; 0x2074 <DIO_SetPinDir+0x1fe>
		{
			/*Configure Pin as Output*/
			/*Configure Pin as Input*/
			switch(Port_ID)
    1f98:	89 81       	ldd	r24, Y+1	; 0x01
    1f9a:	28 2f       	mov	r18, r24
    1f9c:	30 e0       	ldi	r19, 0x00	; 0
    1f9e:	3d 83       	std	Y+5, r19	; 0x05
    1fa0:	2c 83       	std	Y+4, r18	; 0x04
    1fa2:	8c 81       	ldd	r24, Y+4	; 0x04
    1fa4:	9d 81       	ldd	r25, Y+5	; 0x05
    1fa6:	81 30       	cpi	r24, 0x01	; 1
    1fa8:	91 05       	cpc	r25, r1
    1faa:	49 f1       	breq	.+82     	; 0x1ffe <DIO_SetPinDir+0x188>
    1fac:	2c 81       	ldd	r18, Y+4	; 0x04
    1fae:	3d 81       	ldd	r19, Y+5	; 0x05
    1fb0:	22 30       	cpi	r18, 0x02	; 2
    1fb2:	31 05       	cpc	r19, r1
    1fb4:	2c f4       	brge	.+10     	; 0x1fc0 <DIO_SetPinDir+0x14a>
    1fb6:	8c 81       	ldd	r24, Y+4	; 0x04
    1fb8:	9d 81       	ldd	r25, Y+5	; 0x05
    1fba:	00 97       	sbiw	r24, 0x00	; 0
    1fbc:	61 f0       	breq	.+24     	; 0x1fd6 <DIO_SetPinDir+0x160>
    1fbe:	5a c0       	rjmp	.+180    	; 0x2074 <DIO_SetPinDir+0x1fe>
    1fc0:	2c 81       	ldd	r18, Y+4	; 0x04
    1fc2:	3d 81       	ldd	r19, Y+5	; 0x05
    1fc4:	22 30       	cpi	r18, 0x02	; 2
    1fc6:	31 05       	cpc	r19, r1
    1fc8:	71 f1       	breq	.+92     	; 0x2026 <DIO_SetPinDir+0x1b0>
    1fca:	8c 81       	ldd	r24, Y+4	; 0x04
    1fcc:	9d 81       	ldd	r25, Y+5	; 0x05
    1fce:	83 30       	cpi	r24, 0x03	; 3
    1fd0:	91 05       	cpc	r25, r1
    1fd2:	e9 f1       	breq	.+122    	; 0x204e <DIO_SetPinDir+0x1d8>
    1fd4:	4f c0       	rjmp	.+158    	; 0x2074 <DIO_SetPinDir+0x1fe>
			{
			case PORTA:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTA*/
				SET_BIT(DDRA_REG,Pin_no);
    1fd6:	aa e3       	ldi	r26, 0x3A	; 58
    1fd8:	b0 e0       	ldi	r27, 0x00	; 0
    1fda:	ea e3       	ldi	r30, 0x3A	; 58
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	80 81       	ld	r24, Z
    1fe0:	48 2f       	mov	r20, r24
    1fe2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe4:	28 2f       	mov	r18, r24
    1fe6:	30 e0       	ldi	r19, 0x00	; 0
    1fe8:	81 e0       	ldi	r24, 0x01	; 1
    1fea:	90 e0       	ldi	r25, 0x00	; 0
    1fec:	02 2e       	mov	r0, r18
    1fee:	02 c0       	rjmp	.+4      	; 0x1ff4 <DIO_SetPinDir+0x17e>
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	0a 94       	dec	r0
    1ff6:	e2 f7       	brpl	.-8      	; 0x1ff0 <DIO_SetPinDir+0x17a>
    1ff8:	84 2b       	or	r24, r20
    1ffa:	8c 93       	st	X, r24
    1ffc:	3b c0       	rjmp	.+118    	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			case PORTB:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTB*/
				SET_BIT(DDRB_REG,Pin_no);
    1ffe:	a7 e3       	ldi	r26, 0x37	; 55
    2000:	b0 e0       	ldi	r27, 0x00	; 0
    2002:	e7 e3       	ldi	r30, 0x37	; 55
    2004:	f0 e0       	ldi	r31, 0x00	; 0
    2006:	80 81       	ld	r24, Z
    2008:	48 2f       	mov	r20, r24
    200a:	8a 81       	ldd	r24, Y+2	; 0x02
    200c:	28 2f       	mov	r18, r24
    200e:	30 e0       	ldi	r19, 0x00	; 0
    2010:	81 e0       	ldi	r24, 0x01	; 1
    2012:	90 e0       	ldi	r25, 0x00	; 0
    2014:	02 2e       	mov	r0, r18
    2016:	02 c0       	rjmp	.+4      	; 0x201c <DIO_SetPinDir+0x1a6>
    2018:	88 0f       	add	r24, r24
    201a:	99 1f       	adc	r25, r25
    201c:	0a 94       	dec	r0
    201e:	e2 f7       	brpl	.-8      	; 0x2018 <DIO_SetPinDir+0x1a2>
    2020:	84 2b       	or	r24, r20
    2022:	8c 93       	st	X, r24
    2024:	27 c0       	rjmp	.+78     	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			case PORTC:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTC*/
				SET_BIT(DDRC_REG,Pin_no);
    2026:	a4 e3       	ldi	r26, 0x34	; 52
    2028:	b0 e0       	ldi	r27, 0x00	; 0
    202a:	e4 e3       	ldi	r30, 0x34	; 52
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	80 81       	ld	r24, Z
    2030:	48 2f       	mov	r20, r24
    2032:	8a 81       	ldd	r24, Y+2	; 0x02
    2034:	28 2f       	mov	r18, r24
    2036:	30 e0       	ldi	r19, 0x00	; 0
    2038:	81 e0       	ldi	r24, 0x01	; 1
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	02 2e       	mov	r0, r18
    203e:	02 c0       	rjmp	.+4      	; 0x2044 <DIO_SetPinDir+0x1ce>
    2040:	88 0f       	add	r24, r24
    2042:	99 1f       	adc	r25, r25
    2044:	0a 94       	dec	r0
    2046:	e2 f7       	brpl	.-8      	; 0x2040 <DIO_SetPinDir+0x1ca>
    2048:	84 2b       	or	r24, r20
    204a:	8c 93       	st	X, r24
    204c:	13 c0       	rjmp	.+38     	; 0x2074 <DIO_SetPinDir+0x1fe>
				break;
			case PORTD:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTD*/
				SET_BIT(DDRD_REG,Pin_no);
    204e:	a1 e3       	ldi	r26, 0x31	; 49
    2050:	b0 e0       	ldi	r27, 0x00	; 0
    2052:	e1 e3       	ldi	r30, 0x31	; 49
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	80 81       	ld	r24, Z
    2058:	48 2f       	mov	r20, r24
    205a:	8a 81       	ldd	r24, Y+2	; 0x02
    205c:	28 2f       	mov	r18, r24
    205e:	30 e0       	ldi	r19, 0x00	; 0
    2060:	81 e0       	ldi	r24, 0x01	; 1
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	02 2e       	mov	r0, r18
    2066:	02 c0       	rjmp	.+4      	; 0x206c <DIO_SetPinDir+0x1f6>
    2068:	88 0f       	add	r24, r24
    206a:	99 1f       	adc	r25, r25
    206c:	0a 94       	dec	r0
    206e:	e2 f7       	brpl	.-8      	; 0x2068 <DIO_SetPinDir+0x1f2>
    2070:	84 2b       	or	r24, r20
    2072:	8c 93       	st	X, r24
	}
	else
	{
		/*Do nothing Wrong Port ID or Pin no*/
	}
}
    2074:	27 96       	adiw	r28, 0x07	; 7
    2076:	0f b6       	in	r0, 0x3f	; 63
    2078:	f8 94       	cli
    207a:	de bf       	out	0x3e, r29	; 62
    207c:	0f be       	out	0x3f, r0	; 63
    207e:	cd bf       	out	0x3d, r28	; 61
    2080:	cf 91       	pop	r28
    2082:	df 91       	pop	r29
    2084:	08 95       	ret

00002086 <DIO_SetPinVal>:
/*************End of DIO_SetPinDir**************/

/****************DIO_SetPinVal******************/
/*Set Pin Value*/
void DIO_SetPinVal(u8 Port_ID, u8 Pin_no, u8 Pin_Val)
{
    2086:	df 93       	push	r29
    2088:	cf 93       	push	r28
    208a:	cd b7       	in	r28, 0x3d	; 61
    208c:	de b7       	in	r29, 0x3e	; 62
    208e:	27 97       	sbiw	r28, 0x07	; 7
    2090:	0f b6       	in	r0, 0x3f	; 63
    2092:	f8 94       	cli
    2094:	de bf       	out	0x3e, r29	; 62
    2096:	0f be       	out	0x3f, r0	; 63
    2098:	cd bf       	out	0x3d, r28	; 61
    209a:	89 83       	std	Y+1, r24	; 0x01
    209c:	6a 83       	std	Y+2, r22	; 0x02
    209e:	4b 83       	std	Y+3, r20	; 0x03
	/*Check the Port ID and Pin value are valid*/
	if((Port_ID <= PORTD)&&(Pin_no <= PIN_7))
    20a0:	89 81       	ldd	r24, Y+1	; 0x01
    20a2:	84 30       	cpi	r24, 0x04	; 4
    20a4:	08 f0       	brcs	.+2      	; 0x20a8 <DIO_SetPinVal+0x22>
    20a6:	ee c0       	rjmp	.+476    	; 0x2284 <DIO_SetPinVal+0x1fe>
    20a8:	8a 81       	ldd	r24, Y+2	; 0x02
    20aa:	88 30       	cpi	r24, 0x08	; 8
    20ac:	08 f0       	brcs	.+2      	; 0x20b0 <DIO_SetPinVal+0x2a>
    20ae:	ea c0       	rjmp	.+468    	; 0x2284 <DIO_SetPinVal+0x1fe>
	{
		/*Set the Pin value*/
		if(Pin_Val == LOW)
    20b0:	8b 81       	ldd	r24, Y+3	; 0x03
    20b2:	88 23       	and	r24, r24
    20b4:	09 f0       	breq	.+2      	; 0x20b8 <DIO_SetPinVal+0x32>
    20b6:	74 c0       	rjmp	.+232    	; 0x21a0 <DIO_SetPinVal+0x11a>
		{
			/*Set The corresponding Pin value to Low*/
			switch(Port_ID)
    20b8:	89 81       	ldd	r24, Y+1	; 0x01
    20ba:	28 2f       	mov	r18, r24
    20bc:	30 e0       	ldi	r19, 0x00	; 0
    20be:	3f 83       	std	Y+7, r19	; 0x07
    20c0:	2e 83       	std	Y+6, r18	; 0x06
    20c2:	8e 81       	ldd	r24, Y+6	; 0x06
    20c4:	9f 81       	ldd	r25, Y+7	; 0x07
    20c6:	81 30       	cpi	r24, 0x01	; 1
    20c8:	91 05       	cpc	r25, r1
    20ca:	59 f1       	breq	.+86     	; 0x2122 <DIO_SetPinVal+0x9c>
    20cc:	2e 81       	ldd	r18, Y+6	; 0x06
    20ce:	3f 81       	ldd	r19, Y+7	; 0x07
    20d0:	22 30       	cpi	r18, 0x02	; 2
    20d2:	31 05       	cpc	r19, r1
    20d4:	2c f4       	brge	.+10     	; 0x20e0 <DIO_SetPinVal+0x5a>
    20d6:	8e 81       	ldd	r24, Y+6	; 0x06
    20d8:	9f 81       	ldd	r25, Y+7	; 0x07
    20da:	00 97       	sbiw	r24, 0x00	; 0
    20dc:	69 f0       	breq	.+26     	; 0x20f8 <DIO_SetPinVal+0x72>
    20de:	d2 c0       	rjmp	.+420    	; 0x2284 <DIO_SetPinVal+0x1fe>
    20e0:	2e 81       	ldd	r18, Y+6	; 0x06
    20e2:	3f 81       	ldd	r19, Y+7	; 0x07
    20e4:	22 30       	cpi	r18, 0x02	; 2
    20e6:	31 05       	cpc	r19, r1
    20e8:	89 f1       	breq	.+98     	; 0x214c <DIO_SetPinVal+0xc6>
    20ea:	8e 81       	ldd	r24, Y+6	; 0x06
    20ec:	9f 81       	ldd	r25, Y+7	; 0x07
    20ee:	83 30       	cpi	r24, 0x03	; 3
    20f0:	91 05       	cpc	r25, r1
    20f2:	09 f4       	brne	.+2      	; 0x20f6 <DIO_SetPinVal+0x70>
    20f4:	40 c0       	rjmp	.+128    	; 0x2176 <DIO_SetPinVal+0xf0>
    20f6:	c6 c0       	rjmp	.+396    	; 0x2284 <DIO_SetPinVal+0x1fe>
			{
			case PORTA:
				/*Set the required pin in PortA to low*/
				CLR_BIT(PORTA_REG, Pin_no);
    20f8:	ab e3       	ldi	r26, 0x3B	; 59
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	eb e3       	ldi	r30, 0x3B	; 59
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	48 2f       	mov	r20, r24
    2104:	8a 81       	ldd	r24, Y+2	; 0x02
    2106:	28 2f       	mov	r18, r24
    2108:	30 e0       	ldi	r19, 0x00	; 0
    210a:	81 e0       	ldi	r24, 0x01	; 1
    210c:	90 e0       	ldi	r25, 0x00	; 0
    210e:	02 2e       	mov	r0, r18
    2110:	02 c0       	rjmp	.+4      	; 0x2116 <DIO_SetPinVal+0x90>
    2112:	88 0f       	add	r24, r24
    2114:	99 1f       	adc	r25, r25
    2116:	0a 94       	dec	r0
    2118:	e2 f7       	brpl	.-8      	; 0x2112 <DIO_SetPinVal+0x8c>
    211a:	80 95       	com	r24
    211c:	84 23       	and	r24, r20
    211e:	8c 93       	st	X, r24
    2120:	b1 c0       	rjmp	.+354    	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			case PORTB:
				/*Set the required pin in PortB to low*/
				CLR_BIT(PORTB_REG, Pin_no);
    2122:	a8 e3       	ldi	r26, 0x38	; 56
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	e8 e3       	ldi	r30, 0x38	; 56
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	48 2f       	mov	r20, r24
    212e:	8a 81       	ldd	r24, Y+2	; 0x02
    2130:	28 2f       	mov	r18, r24
    2132:	30 e0       	ldi	r19, 0x00	; 0
    2134:	81 e0       	ldi	r24, 0x01	; 1
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	02 2e       	mov	r0, r18
    213a:	02 c0       	rjmp	.+4      	; 0x2140 <DIO_SetPinVal+0xba>
    213c:	88 0f       	add	r24, r24
    213e:	99 1f       	adc	r25, r25
    2140:	0a 94       	dec	r0
    2142:	e2 f7       	brpl	.-8      	; 0x213c <DIO_SetPinVal+0xb6>
    2144:	80 95       	com	r24
    2146:	84 23       	and	r24, r20
    2148:	8c 93       	st	X, r24
    214a:	9c c0       	rjmp	.+312    	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			case PORTC:
				/*Set the required pin in PortC to low*/
				CLR_BIT(PORTC_REG, Pin_no);
    214c:	a5 e3       	ldi	r26, 0x35	; 53
    214e:	b0 e0       	ldi	r27, 0x00	; 0
    2150:	e5 e3       	ldi	r30, 0x35	; 53
    2152:	f0 e0       	ldi	r31, 0x00	; 0
    2154:	80 81       	ld	r24, Z
    2156:	48 2f       	mov	r20, r24
    2158:	8a 81       	ldd	r24, Y+2	; 0x02
    215a:	28 2f       	mov	r18, r24
    215c:	30 e0       	ldi	r19, 0x00	; 0
    215e:	81 e0       	ldi	r24, 0x01	; 1
    2160:	90 e0       	ldi	r25, 0x00	; 0
    2162:	02 2e       	mov	r0, r18
    2164:	02 c0       	rjmp	.+4      	; 0x216a <DIO_SetPinVal+0xe4>
    2166:	88 0f       	add	r24, r24
    2168:	99 1f       	adc	r25, r25
    216a:	0a 94       	dec	r0
    216c:	e2 f7       	brpl	.-8      	; 0x2166 <DIO_SetPinVal+0xe0>
    216e:	80 95       	com	r24
    2170:	84 23       	and	r24, r20
    2172:	8c 93       	st	X, r24
    2174:	87 c0       	rjmp	.+270    	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			case PORTD:
				/*Set the required pin in PortD to low*/
				CLR_BIT(PORTD_REG, Pin_no);
    2176:	a2 e3       	ldi	r26, 0x32	; 50
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e2 e3       	ldi	r30, 0x32	; 50
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	48 2f       	mov	r20, r24
    2182:	8a 81       	ldd	r24, Y+2	; 0x02
    2184:	28 2f       	mov	r18, r24
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	81 e0       	ldi	r24, 0x01	; 1
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	02 2e       	mov	r0, r18
    218e:	02 c0       	rjmp	.+4      	; 0x2194 <DIO_SetPinVal+0x10e>
    2190:	88 0f       	add	r24, r24
    2192:	99 1f       	adc	r25, r25
    2194:	0a 94       	dec	r0
    2196:	e2 f7       	brpl	.-8      	; 0x2190 <DIO_SetPinVal+0x10a>
    2198:	80 95       	com	r24
    219a:	84 23       	and	r24, r20
    219c:	8c 93       	st	X, r24
    219e:	72 c0       	rjmp	.+228    	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			}
		}
		else if(Pin_Val == HIGH)
    21a0:	8b 81       	ldd	r24, Y+3	; 0x03
    21a2:	81 30       	cpi	r24, 0x01	; 1
    21a4:	09 f0       	breq	.+2      	; 0x21a8 <DIO_SetPinVal+0x122>
    21a6:	6e c0       	rjmp	.+220    	; 0x2284 <DIO_SetPinVal+0x1fe>
		{
			/*Set The corresponding Pin value to High*/
			switch(Port_ID)
    21a8:	89 81       	ldd	r24, Y+1	; 0x01
    21aa:	28 2f       	mov	r18, r24
    21ac:	30 e0       	ldi	r19, 0x00	; 0
    21ae:	3d 83       	std	Y+5, r19	; 0x05
    21b0:	2c 83       	std	Y+4, r18	; 0x04
    21b2:	8c 81       	ldd	r24, Y+4	; 0x04
    21b4:	9d 81       	ldd	r25, Y+5	; 0x05
    21b6:	81 30       	cpi	r24, 0x01	; 1
    21b8:	91 05       	cpc	r25, r1
    21ba:	49 f1       	breq	.+82     	; 0x220e <DIO_SetPinVal+0x188>
    21bc:	2c 81       	ldd	r18, Y+4	; 0x04
    21be:	3d 81       	ldd	r19, Y+5	; 0x05
    21c0:	22 30       	cpi	r18, 0x02	; 2
    21c2:	31 05       	cpc	r19, r1
    21c4:	2c f4       	brge	.+10     	; 0x21d0 <DIO_SetPinVal+0x14a>
    21c6:	8c 81       	ldd	r24, Y+4	; 0x04
    21c8:	9d 81       	ldd	r25, Y+5	; 0x05
    21ca:	00 97       	sbiw	r24, 0x00	; 0
    21cc:	61 f0       	breq	.+24     	; 0x21e6 <DIO_SetPinVal+0x160>
    21ce:	5a c0       	rjmp	.+180    	; 0x2284 <DIO_SetPinVal+0x1fe>
    21d0:	2c 81       	ldd	r18, Y+4	; 0x04
    21d2:	3d 81       	ldd	r19, Y+5	; 0x05
    21d4:	22 30       	cpi	r18, 0x02	; 2
    21d6:	31 05       	cpc	r19, r1
    21d8:	71 f1       	breq	.+92     	; 0x2236 <DIO_SetPinVal+0x1b0>
    21da:	8c 81       	ldd	r24, Y+4	; 0x04
    21dc:	9d 81       	ldd	r25, Y+5	; 0x05
    21de:	83 30       	cpi	r24, 0x03	; 3
    21e0:	91 05       	cpc	r25, r1
    21e2:	e9 f1       	breq	.+122    	; 0x225e <DIO_SetPinVal+0x1d8>
    21e4:	4f c0       	rjmp	.+158    	; 0x2284 <DIO_SetPinVal+0x1fe>
			{
			case PORTA:
				/*Set the required pin in PortA to high*/
				SET_BIT(PORTA_REG, Pin_no);
    21e6:	ab e3       	ldi	r26, 0x3B	; 59
    21e8:	b0 e0       	ldi	r27, 0x00	; 0
    21ea:	eb e3       	ldi	r30, 0x3B	; 59
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	80 81       	ld	r24, Z
    21f0:	48 2f       	mov	r20, r24
    21f2:	8a 81       	ldd	r24, Y+2	; 0x02
    21f4:	28 2f       	mov	r18, r24
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	81 e0       	ldi	r24, 0x01	; 1
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	02 2e       	mov	r0, r18
    21fe:	02 c0       	rjmp	.+4      	; 0x2204 <DIO_SetPinVal+0x17e>
    2200:	88 0f       	add	r24, r24
    2202:	99 1f       	adc	r25, r25
    2204:	0a 94       	dec	r0
    2206:	e2 f7       	brpl	.-8      	; 0x2200 <DIO_SetPinVal+0x17a>
    2208:	84 2b       	or	r24, r20
    220a:	8c 93       	st	X, r24
    220c:	3b c0       	rjmp	.+118    	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			case PORTB:
				/*Set the required pin in PortB to high*/
				SET_BIT(PORTB_REG, Pin_no);
    220e:	a8 e3       	ldi	r26, 0x38	; 56
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	e8 e3       	ldi	r30, 0x38	; 56
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	48 2f       	mov	r20, r24
    221a:	8a 81       	ldd	r24, Y+2	; 0x02
    221c:	28 2f       	mov	r18, r24
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	81 e0       	ldi	r24, 0x01	; 1
    2222:	90 e0       	ldi	r25, 0x00	; 0
    2224:	02 2e       	mov	r0, r18
    2226:	02 c0       	rjmp	.+4      	; 0x222c <DIO_SetPinVal+0x1a6>
    2228:	88 0f       	add	r24, r24
    222a:	99 1f       	adc	r25, r25
    222c:	0a 94       	dec	r0
    222e:	e2 f7       	brpl	.-8      	; 0x2228 <DIO_SetPinVal+0x1a2>
    2230:	84 2b       	or	r24, r20
    2232:	8c 93       	st	X, r24
    2234:	27 c0       	rjmp	.+78     	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			case PORTC:
				/*Set the required pin in PortC to high*/
				SET_BIT(PORTC_REG, Pin_no);
    2236:	a5 e3       	ldi	r26, 0x35	; 53
    2238:	b0 e0       	ldi	r27, 0x00	; 0
    223a:	e5 e3       	ldi	r30, 0x35	; 53
    223c:	f0 e0       	ldi	r31, 0x00	; 0
    223e:	80 81       	ld	r24, Z
    2240:	48 2f       	mov	r20, r24
    2242:	8a 81       	ldd	r24, Y+2	; 0x02
    2244:	28 2f       	mov	r18, r24
    2246:	30 e0       	ldi	r19, 0x00	; 0
    2248:	81 e0       	ldi	r24, 0x01	; 1
    224a:	90 e0       	ldi	r25, 0x00	; 0
    224c:	02 2e       	mov	r0, r18
    224e:	02 c0       	rjmp	.+4      	; 0x2254 <DIO_SetPinVal+0x1ce>
    2250:	88 0f       	add	r24, r24
    2252:	99 1f       	adc	r25, r25
    2254:	0a 94       	dec	r0
    2256:	e2 f7       	brpl	.-8      	; 0x2250 <DIO_SetPinVal+0x1ca>
    2258:	84 2b       	or	r24, r20
    225a:	8c 93       	st	X, r24
    225c:	13 c0       	rjmp	.+38     	; 0x2284 <DIO_SetPinVal+0x1fe>
				break;
			case PORTD:
				/*Set the required pin in PortD to high*/
				SET_BIT(PORTD_REG, Pin_no);
    225e:	a2 e3       	ldi	r26, 0x32	; 50
    2260:	b0 e0       	ldi	r27, 0x00	; 0
    2262:	e2 e3       	ldi	r30, 0x32	; 50
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	80 81       	ld	r24, Z
    2268:	48 2f       	mov	r20, r24
    226a:	8a 81       	ldd	r24, Y+2	; 0x02
    226c:	28 2f       	mov	r18, r24
    226e:	30 e0       	ldi	r19, 0x00	; 0
    2270:	81 e0       	ldi	r24, 0x01	; 1
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	02 2e       	mov	r0, r18
    2276:	02 c0       	rjmp	.+4      	; 0x227c <DIO_SetPinVal+0x1f6>
    2278:	88 0f       	add	r24, r24
    227a:	99 1f       	adc	r25, r25
    227c:	0a 94       	dec	r0
    227e:	e2 f7       	brpl	.-8      	; 0x2278 <DIO_SetPinVal+0x1f2>
    2280:	84 2b       	or	r24, r20
    2282:	8c 93       	st	X, r24
	}
	else
	{
		/*Do nothing wrong Port ID or Pin no*/
	}
}
    2284:	27 96       	adiw	r28, 0x07	; 7
    2286:	0f b6       	in	r0, 0x3f	; 63
    2288:	f8 94       	cli
    228a:	de bf       	out	0x3e, r29	; 62
    228c:	0f be       	out	0x3f, r0	; 63
    228e:	cd bf       	out	0x3d, r28	; 61
    2290:	cf 91       	pop	r28
    2292:	df 91       	pop	r29
    2294:	08 95       	ret

00002296 <DIO_GetPinVal>:
/**************End of DIO_SetPinVal***************/

/*****************DIO_GetPinVal*******************/
u8 DIO_GetPinVal(u8 Port_ID, u8 Pin_no)
{
    2296:	df 93       	push	r29
    2298:	cf 93       	push	r28
    229a:	00 d0       	rcall	.+0      	; 0x229c <DIO_GetPinVal+0x6>
    229c:	00 d0       	rcall	.+0      	; 0x229e <DIO_GetPinVal+0x8>
    229e:	0f 92       	push	r0
    22a0:	cd b7       	in	r28, 0x3d	; 61
    22a2:	de b7       	in	r29, 0x3e	; 62
    22a4:	8a 83       	std	Y+2, r24	; 0x02
    22a6:	6b 83       	std	Y+3, r22	; 0x03
	/*Local variable to return the pin value*/
	/*Set the return value to 0xFF in case */
	/*of wrong PORT or PIN*/
	u8 Pin_value=(u8)0xFF;
    22a8:	8f ef       	ldi	r24, 0xFF	; 255
    22aa:	89 83       	std	Y+1, r24	; 0x01
	/*Check the Port ID and Pin value are valid*/
	if((Port_ID <= PORTD)&&(Pin_no <= PIN_7))
    22ac:	8a 81       	ldd	r24, Y+2	; 0x02
    22ae:	84 30       	cpi	r24, 0x04	; 4
    22b0:	08 f0       	brcs	.+2      	; 0x22b4 <DIO_GetPinVal+0x1e>
    22b2:	6b c0       	rjmp	.+214    	; 0x238a <DIO_GetPinVal+0xf4>
    22b4:	8b 81       	ldd	r24, Y+3	; 0x03
    22b6:	88 30       	cpi	r24, 0x08	; 8
    22b8:	08 f0       	brcs	.+2      	; 0x22bc <DIO_GetPinVal+0x26>
    22ba:	67 c0       	rjmp	.+206    	; 0x238a <DIO_GetPinVal+0xf4>
	{
		switch(Port_ID)
    22bc:	8a 81       	ldd	r24, Y+2	; 0x02
    22be:	28 2f       	mov	r18, r24
    22c0:	30 e0       	ldi	r19, 0x00	; 0
    22c2:	3d 83       	std	Y+5, r19	; 0x05
    22c4:	2c 83       	std	Y+4, r18	; 0x04
    22c6:	4c 81       	ldd	r20, Y+4	; 0x04
    22c8:	5d 81       	ldd	r21, Y+5	; 0x05
    22ca:	41 30       	cpi	r20, 0x01	; 1
    22cc:	51 05       	cpc	r21, r1
    22ce:	41 f1       	breq	.+80     	; 0x2320 <DIO_GetPinVal+0x8a>
    22d0:	8c 81       	ldd	r24, Y+4	; 0x04
    22d2:	9d 81       	ldd	r25, Y+5	; 0x05
    22d4:	82 30       	cpi	r24, 0x02	; 2
    22d6:	91 05       	cpc	r25, r1
    22d8:	34 f4       	brge	.+12     	; 0x22e6 <DIO_GetPinVal+0x50>
    22da:	2c 81       	ldd	r18, Y+4	; 0x04
    22dc:	3d 81       	ldd	r19, Y+5	; 0x05
    22de:	21 15       	cp	r18, r1
    22e0:	31 05       	cpc	r19, r1
    22e2:	61 f0       	breq	.+24     	; 0x22fc <DIO_GetPinVal+0x66>
    22e4:	52 c0       	rjmp	.+164    	; 0x238a <DIO_GetPinVal+0xf4>
    22e6:	4c 81       	ldd	r20, Y+4	; 0x04
    22e8:	5d 81       	ldd	r21, Y+5	; 0x05
    22ea:	42 30       	cpi	r20, 0x02	; 2
    22ec:	51 05       	cpc	r21, r1
    22ee:	51 f1       	breq	.+84     	; 0x2344 <DIO_GetPinVal+0xae>
    22f0:	8c 81       	ldd	r24, Y+4	; 0x04
    22f2:	9d 81       	ldd	r25, Y+5	; 0x05
    22f4:	83 30       	cpi	r24, 0x03	; 3
    22f6:	91 05       	cpc	r25, r1
    22f8:	b9 f1       	breq	.+110    	; 0x2368 <DIO_GetPinVal+0xd2>
    22fa:	47 c0       	rjmp	.+142    	; 0x238a <DIO_GetPinVal+0xf4>
		{
		case PORTA:
			/*Get the Pin value from Port A*/
			Pin_value= GET_BIT(PINA_REG, Pin_no);
    22fc:	e9 e3       	ldi	r30, 0x39	; 57
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	28 2f       	mov	r18, r24
    2304:	30 e0       	ldi	r19, 0x00	; 0
    2306:	8b 81       	ldd	r24, Y+3	; 0x03
    2308:	88 2f       	mov	r24, r24
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	a9 01       	movw	r20, r18
    230e:	02 c0       	rjmp	.+4      	; 0x2314 <DIO_GetPinVal+0x7e>
    2310:	55 95       	asr	r21
    2312:	47 95       	ror	r20
    2314:	8a 95       	dec	r24
    2316:	e2 f7       	brpl	.-8      	; 0x2310 <DIO_GetPinVal+0x7a>
    2318:	ca 01       	movw	r24, r20
    231a:	81 70       	andi	r24, 0x01	; 1
    231c:	89 83       	std	Y+1, r24	; 0x01
    231e:	35 c0       	rjmp	.+106    	; 0x238a <DIO_GetPinVal+0xf4>
			break;
		case PORTB:
			/*Get the Pin value from Port B*/
			Pin_value= GET_BIT(PINB_REG, Pin_no);
    2320:	e6 e3       	ldi	r30, 0x36	; 54
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	80 81       	ld	r24, Z
    2326:	28 2f       	mov	r18, r24
    2328:	30 e0       	ldi	r19, 0x00	; 0
    232a:	8b 81       	ldd	r24, Y+3	; 0x03
    232c:	88 2f       	mov	r24, r24
    232e:	90 e0       	ldi	r25, 0x00	; 0
    2330:	a9 01       	movw	r20, r18
    2332:	02 c0       	rjmp	.+4      	; 0x2338 <DIO_GetPinVal+0xa2>
    2334:	55 95       	asr	r21
    2336:	47 95       	ror	r20
    2338:	8a 95       	dec	r24
    233a:	e2 f7       	brpl	.-8      	; 0x2334 <DIO_GetPinVal+0x9e>
    233c:	ca 01       	movw	r24, r20
    233e:	81 70       	andi	r24, 0x01	; 1
    2340:	89 83       	std	Y+1, r24	; 0x01
    2342:	23 c0       	rjmp	.+70     	; 0x238a <DIO_GetPinVal+0xf4>
			break;
		case PORTC:
			/*Get the Pin value from Port C*/
			Pin_value= GET_BIT(PINC_REG, Pin_no);
    2344:	e3 e3       	ldi	r30, 0x33	; 51
    2346:	f0 e0       	ldi	r31, 0x00	; 0
    2348:	80 81       	ld	r24, Z
    234a:	28 2f       	mov	r18, r24
    234c:	30 e0       	ldi	r19, 0x00	; 0
    234e:	8b 81       	ldd	r24, Y+3	; 0x03
    2350:	88 2f       	mov	r24, r24
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	a9 01       	movw	r20, r18
    2356:	02 c0       	rjmp	.+4      	; 0x235c <DIO_GetPinVal+0xc6>
    2358:	55 95       	asr	r21
    235a:	47 95       	ror	r20
    235c:	8a 95       	dec	r24
    235e:	e2 f7       	brpl	.-8      	; 0x2358 <DIO_GetPinVal+0xc2>
    2360:	ca 01       	movw	r24, r20
    2362:	81 70       	andi	r24, 0x01	; 1
    2364:	89 83       	std	Y+1, r24	; 0x01
    2366:	11 c0       	rjmp	.+34     	; 0x238a <DIO_GetPinVal+0xf4>
			break;
		case PORTD:
			/*Get the Pin value from Port D*/
			Pin_value= GET_BIT(PIND_REG, Pin_no);
    2368:	e0 e3       	ldi	r30, 0x30	; 48
    236a:	f0 e0       	ldi	r31, 0x00	; 0
    236c:	80 81       	ld	r24, Z
    236e:	28 2f       	mov	r18, r24
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	8b 81       	ldd	r24, Y+3	; 0x03
    2374:	88 2f       	mov	r24, r24
    2376:	90 e0       	ldi	r25, 0x00	; 0
    2378:	a9 01       	movw	r20, r18
    237a:	02 c0       	rjmp	.+4      	; 0x2380 <DIO_GetPinVal+0xea>
    237c:	55 95       	asr	r21
    237e:	47 95       	ror	r20
    2380:	8a 95       	dec	r24
    2382:	e2 f7       	brpl	.-8      	; 0x237c <DIO_GetPinVal+0xe6>
    2384:	ca 01       	movw	r24, r20
    2386:	81 70       	andi	r24, 0x01	; 1
    2388:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing wrong Port ID or Pin no*/
	}

return Pin_value;
    238a:	89 81       	ldd	r24, Y+1	; 0x01
}
    238c:	0f 90       	pop	r0
    238e:	0f 90       	pop	r0
    2390:	0f 90       	pop	r0
    2392:	0f 90       	pop	r0
    2394:	0f 90       	pop	r0
    2396:	cf 91       	pop	r28
    2398:	df 91       	pop	r29
    239a:	08 95       	ret

0000239c <DIO_SetPortDir>:
/**************End of DIO_GetPinVal***************/

/*****************DIO_SetPortDir******************/
void DIO_SetPortDir(u8 Port_ID, u8 Port_Dir)
{
    239c:	df 93       	push	r29
    239e:	cf 93       	push	r28
    23a0:	00 d0       	rcall	.+0      	; 0x23a2 <DIO_SetPortDir+0x6>
    23a2:	00 d0       	rcall	.+0      	; 0x23a4 <DIO_SetPortDir+0x8>
    23a4:	cd b7       	in	r28, 0x3d	; 61
    23a6:	de b7       	in	r29, 0x3e	; 62
    23a8:	89 83       	std	Y+1, r24	; 0x01
    23aa:	6a 83       	std	Y+2, r22	; 0x02
	/*Check the Port ID and Pin value are valid*/
	if(Port_ID <= PORTD)
    23ac:	89 81       	ldd	r24, Y+1	; 0x01
    23ae:	84 30       	cpi	r24, 0x04	; 4
    23b0:	90 f5       	brcc	.+100    	; 0x2416 <DIO_SetPortDir+0x7a>
	{
		switch(Port_ID)
    23b2:	89 81       	ldd	r24, Y+1	; 0x01
    23b4:	28 2f       	mov	r18, r24
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	3c 83       	std	Y+4, r19	; 0x04
    23ba:	2b 83       	std	Y+3, r18	; 0x03
    23bc:	8b 81       	ldd	r24, Y+3	; 0x03
    23be:	9c 81       	ldd	r25, Y+4	; 0x04
    23c0:	81 30       	cpi	r24, 0x01	; 1
    23c2:	91 05       	cpc	r25, r1
    23c4:	d1 f0       	breq	.+52     	; 0x23fa <DIO_SetPortDir+0x5e>
    23c6:	2b 81       	ldd	r18, Y+3	; 0x03
    23c8:	3c 81       	ldd	r19, Y+4	; 0x04
    23ca:	22 30       	cpi	r18, 0x02	; 2
    23cc:	31 05       	cpc	r19, r1
    23ce:	2c f4       	brge	.+10     	; 0x23da <DIO_SetPortDir+0x3e>
    23d0:	8b 81       	ldd	r24, Y+3	; 0x03
    23d2:	9c 81       	ldd	r25, Y+4	; 0x04
    23d4:	00 97       	sbiw	r24, 0x00	; 0
    23d6:	61 f0       	breq	.+24     	; 0x23f0 <DIO_SetPortDir+0x54>
    23d8:	1e c0       	rjmp	.+60     	; 0x2416 <DIO_SetPortDir+0x7a>
    23da:	2b 81       	ldd	r18, Y+3	; 0x03
    23dc:	3c 81       	ldd	r19, Y+4	; 0x04
    23de:	22 30       	cpi	r18, 0x02	; 2
    23e0:	31 05       	cpc	r19, r1
    23e2:	81 f0       	breq	.+32     	; 0x2404 <DIO_SetPortDir+0x68>
    23e4:	8b 81       	ldd	r24, Y+3	; 0x03
    23e6:	9c 81       	ldd	r25, Y+4	; 0x04
    23e8:	83 30       	cpi	r24, 0x03	; 3
    23ea:	91 05       	cpc	r25, r1
    23ec:	81 f0       	breq	.+32     	; 0x240e <DIO_SetPortDir+0x72>
    23ee:	13 c0       	rjmp	.+38     	; 0x2416 <DIO_SetPortDir+0x7a>
		{
		case PORTA:
			/*Set whole PortA direction*/
			DDRA_REG= Port_Dir;
    23f0:	ea e3       	ldi	r30, 0x3A	; 58
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	8a 81       	ldd	r24, Y+2	; 0x02
    23f6:	80 83       	st	Z, r24
    23f8:	0e c0       	rjmp	.+28     	; 0x2416 <DIO_SetPortDir+0x7a>
			break;
		case PORTB:
			/*Set whole PortB direction*/
			DDRB_REG= Port_Dir;
    23fa:	e7 e3       	ldi	r30, 0x37	; 55
    23fc:	f0 e0       	ldi	r31, 0x00	; 0
    23fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2400:	80 83       	st	Z, r24
    2402:	09 c0       	rjmp	.+18     	; 0x2416 <DIO_SetPortDir+0x7a>
			break;
		case PORTC:
			/*Set whole PortC direction*/
			DDRC_REG= Port_Dir;
    2404:	e4 e3       	ldi	r30, 0x34	; 52
    2406:	f0 e0       	ldi	r31, 0x00	; 0
    2408:	8a 81       	ldd	r24, Y+2	; 0x02
    240a:	80 83       	st	Z, r24
    240c:	04 c0       	rjmp	.+8      	; 0x2416 <DIO_SetPortDir+0x7a>
			break;
		case PORTD:
			/*Set whole PortD direction*/
			DDRD_REG= Port_Dir;
    240e:	e1 e3       	ldi	r30, 0x31	; 49
    2410:	f0 e0       	ldi	r31, 0x00	; 0
    2412:	8a 81       	ldd	r24, Y+2	; 0x02
    2414:	80 83       	st	Z, r24
	}
	else
	{
		/*Do nothing wrong Port ID*/
	}
}
    2416:	0f 90       	pop	r0
    2418:	0f 90       	pop	r0
    241a:	0f 90       	pop	r0
    241c:	0f 90       	pop	r0
    241e:	cf 91       	pop	r28
    2420:	df 91       	pop	r29
    2422:	08 95       	ret

00002424 <DIO_SetPortVal>:
/**************End of DIO_SetPortDir************/

/*****************DIO_SetPortVal******************/
void DIO_SetPortVal(u8 Port_ID, u8 Port_val)
{
    2424:	df 93       	push	r29
    2426:	cf 93       	push	r28
    2428:	00 d0       	rcall	.+0      	; 0x242a <DIO_SetPortVal+0x6>
    242a:	00 d0       	rcall	.+0      	; 0x242c <DIO_SetPortVal+0x8>
    242c:	cd b7       	in	r28, 0x3d	; 61
    242e:	de b7       	in	r29, 0x3e	; 62
    2430:	89 83       	std	Y+1, r24	; 0x01
    2432:	6a 83       	std	Y+2, r22	; 0x02
	/*Check the Port ID and Pin value are valid*/
	if(Port_ID <= PORTD)
    2434:	89 81       	ldd	r24, Y+1	; 0x01
    2436:	84 30       	cpi	r24, 0x04	; 4
    2438:	90 f5       	brcc	.+100    	; 0x249e <DIO_SetPortVal+0x7a>
	{
		switch(Port_ID)
    243a:	89 81       	ldd	r24, Y+1	; 0x01
    243c:	28 2f       	mov	r18, r24
    243e:	30 e0       	ldi	r19, 0x00	; 0
    2440:	3c 83       	std	Y+4, r19	; 0x04
    2442:	2b 83       	std	Y+3, r18	; 0x03
    2444:	8b 81       	ldd	r24, Y+3	; 0x03
    2446:	9c 81       	ldd	r25, Y+4	; 0x04
    2448:	81 30       	cpi	r24, 0x01	; 1
    244a:	91 05       	cpc	r25, r1
    244c:	d1 f0       	breq	.+52     	; 0x2482 <DIO_SetPortVal+0x5e>
    244e:	2b 81       	ldd	r18, Y+3	; 0x03
    2450:	3c 81       	ldd	r19, Y+4	; 0x04
    2452:	22 30       	cpi	r18, 0x02	; 2
    2454:	31 05       	cpc	r19, r1
    2456:	2c f4       	brge	.+10     	; 0x2462 <DIO_SetPortVal+0x3e>
    2458:	8b 81       	ldd	r24, Y+3	; 0x03
    245a:	9c 81       	ldd	r25, Y+4	; 0x04
    245c:	00 97       	sbiw	r24, 0x00	; 0
    245e:	61 f0       	breq	.+24     	; 0x2478 <DIO_SetPortVal+0x54>
    2460:	1e c0       	rjmp	.+60     	; 0x249e <DIO_SetPortVal+0x7a>
    2462:	2b 81       	ldd	r18, Y+3	; 0x03
    2464:	3c 81       	ldd	r19, Y+4	; 0x04
    2466:	22 30       	cpi	r18, 0x02	; 2
    2468:	31 05       	cpc	r19, r1
    246a:	81 f0       	breq	.+32     	; 0x248c <DIO_SetPortVal+0x68>
    246c:	8b 81       	ldd	r24, Y+3	; 0x03
    246e:	9c 81       	ldd	r25, Y+4	; 0x04
    2470:	83 30       	cpi	r24, 0x03	; 3
    2472:	91 05       	cpc	r25, r1
    2474:	81 f0       	breq	.+32     	; 0x2496 <DIO_SetPortVal+0x72>
    2476:	13 c0       	rjmp	.+38     	; 0x249e <DIO_SetPortVal+0x7a>
		{
		case PORTA:
			/*Set whole PortA value*/
			PORTA_REG= Port_val;
    2478:	eb e3       	ldi	r30, 0x3B	; 59
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	8a 81       	ldd	r24, Y+2	; 0x02
    247e:	80 83       	st	Z, r24
    2480:	0e c0       	rjmp	.+28     	; 0x249e <DIO_SetPortVal+0x7a>
			break;
		case PORTB:
			/*Set whole PortB value*/
			PORTB_REG= Port_val;
    2482:	e8 e3       	ldi	r30, 0x38	; 56
    2484:	f0 e0       	ldi	r31, 0x00	; 0
    2486:	8a 81       	ldd	r24, Y+2	; 0x02
    2488:	80 83       	st	Z, r24
    248a:	09 c0       	rjmp	.+18     	; 0x249e <DIO_SetPortVal+0x7a>
			break;
		case PORTC:
			/*Set whole PortC value*/
			PORTC_REG= Port_val;
    248c:	e5 e3       	ldi	r30, 0x35	; 53
    248e:	f0 e0       	ldi	r31, 0x00	; 0
    2490:	8a 81       	ldd	r24, Y+2	; 0x02
    2492:	80 83       	st	Z, r24
    2494:	04 c0       	rjmp	.+8      	; 0x249e <DIO_SetPortVal+0x7a>
			break;
		case PORTD:
			/*Set whole PortD value*/
			PORTD_REG= Port_val;
    2496:	e2 e3       	ldi	r30, 0x32	; 50
    2498:	f0 e0       	ldi	r31, 0x00	; 0
    249a:	8a 81       	ldd	r24, Y+2	; 0x02
    249c:	80 83       	st	Z, r24
	}
	else
	{
		/*Do nothing wrong Port ID*/
	}
}
    249e:	0f 90       	pop	r0
    24a0:	0f 90       	pop	r0
    24a2:	0f 90       	pop	r0
    24a4:	0f 90       	pop	r0
    24a6:	cf 91       	pop	r28
    24a8:	df 91       	pop	r29
    24aa:	08 95       	ret

000024ac <main>:
#include "../ADC_DRV/ADC_Int.h"
#include "../PWM_DRV/PWM_Int.h"
#include "../SPI_Drv/SPI_Int.h"

void main(void)
{
    24ac:	df 93       	push	r29
    24ae:	cf 93       	push	r28
    24b0:	0f 92       	push	r0
    24b2:	cd b7       	in	r28, 0x3d	; 61
    24b4:	de b7       	in	r29, 0x3e	; 62
	DIO_SetPinDir(PORTD,PIN_0,OUTPUT);
    24b6:	83 e0       	ldi	r24, 0x03	; 3
    24b8:	60 e0       	ldi	r22, 0x00	; 0
    24ba:	41 e0       	ldi	r20, 0x01	; 1
    24bc:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <DIO_SetPinDir>
		_delay_ms(1000);
		SPI_u8Tranceiver_Master(3);
		_delay_ms(1000);
	}*/

	SPI_vidInitSlave();
    24c0:	0e 94 1a 06 	call	0xc34	; 0xc34 <SPI_vidInitSlave>
	u8 x;
	while(1)
	{
		x=SPI_u8Tranceiver_Slave(6);
    24c4:	86 e0       	ldi	r24, 0x06	; 6
    24c6:	0e 94 54 06 	call	0xca8	; 0xca8 <SPI_u8Tranceiver_Slave>
    24ca:	89 83       	std	Y+1, r24	; 0x01

		if(x==3)
    24cc:	89 81       	ldd	r24, Y+1	; 0x01
    24ce:	83 30       	cpi	r24, 0x03	; 3
    24d0:	c9 f7       	brne	.-14     	; 0x24c4 <main+0x18>
		{
			DIO_SetPinVal(PORTD,PIN_0,HIGH);
    24d2:	83 e0       	ldi	r24, 0x03	; 3
    24d4:	60 e0       	ldi	r22, 0x00	; 0
    24d6:	41 e0       	ldi	r20, 0x01	; 1
    24d8:	0e 94 43 10 	call	0x2086	; 0x2086 <DIO_SetPinVal>
    24dc:	f3 cf       	rjmp	.-26     	; 0x24c4 <main+0x18>

000024de <__vector_16>:


//ISR of ADC just using the CallBackPointer which has the value of the function the user wants
//to run when an ADC interrupt happens
void __vector_16 (void)
{
    24de:	78 94       	sei
    24e0:	1f 92       	push	r1
    24e2:	0f 92       	push	r0
    24e4:	0f b6       	in	r0, 0x3f	; 63
    24e6:	0f 92       	push	r0
    24e8:	11 24       	eor	r1, r1
    24ea:	2f 93       	push	r18
    24ec:	3f 93       	push	r19
    24ee:	4f 93       	push	r20
    24f0:	5f 93       	push	r21
    24f2:	6f 93       	push	r22
    24f4:	7f 93       	push	r23
    24f6:	8f 93       	push	r24
    24f8:	9f 93       	push	r25
    24fa:	af 93       	push	r26
    24fc:	bf 93       	push	r27
    24fe:	ef 93       	push	r30
    2500:	ff 93       	push	r31
    2502:	df 93       	push	r29
    2504:	cf 93       	push	r28
    2506:	cd b7       	in	r28, 0x3d	; 61
    2508:	de b7       	in	r29, 0x3e	; 62
	CallBackPointer();
    250a:	e0 91 68 00 	lds	r30, 0x0068
    250e:	f0 91 69 00 	lds	r31, 0x0069
    2512:	09 95       	icall
}
    2514:	cf 91       	pop	r28
    2516:	df 91       	pop	r29
    2518:	ff 91       	pop	r31
    251a:	ef 91       	pop	r30
    251c:	bf 91       	pop	r27
    251e:	af 91       	pop	r26
    2520:	9f 91       	pop	r25
    2522:	8f 91       	pop	r24
    2524:	7f 91       	pop	r23
    2526:	6f 91       	pop	r22
    2528:	5f 91       	pop	r21
    252a:	4f 91       	pop	r20
    252c:	3f 91       	pop	r19
    252e:	2f 91       	pop	r18
    2530:	0f 90       	pop	r0
    2532:	0f be       	out	0x3f, r0	; 63
    2534:	0f 90       	pop	r0
    2536:	1f 90       	pop	r1
    2538:	18 95       	reti

0000253a <Set_Call_Back_ADC>:

extern void Set_Call_Back_ADC(void (*Input_Function)(void))
{
    253a:	df 93       	push	r29
    253c:	cf 93       	push	r28
    253e:	00 d0       	rcall	.+0      	; 0x2540 <Set_Call_Back_ADC+0x6>
    2540:	cd b7       	in	r28, 0x3d	; 61
    2542:	de b7       	in	r29, 0x3e	; 62
    2544:	9a 83       	std	Y+2, r25	; 0x02
    2546:	89 83       	std	Y+1, r24	; 0x01
	CallBackPointer=Input_Function;
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	9a 81       	ldd	r25, Y+2	; 0x02
    254c:	90 93 69 00 	sts	0x0069, r25
    2550:	80 93 68 00 	sts	0x0068, r24
}
    2554:	0f 90       	pop	r0
    2556:	0f 90       	pop	r0
    2558:	cf 91       	pop	r28
    255a:	df 91       	pop	r29
    255c:	08 95       	ret

0000255e <ADC_Init>:

void ADC_Init (void)
{
    255e:	df 93       	push	r29
    2560:	cf 93       	push	r28
    2562:	cd b7       	in	r28, 0x3d	; 61
    2564:	de b7       	in	r29, 0x3e	; 62
	/* Set Bit 7 in ADCSRA by 1 to Enable ADC */
	SET_BIT(ADCSRA_Reg,7);
    2566:	a6 e2       	ldi	r26, 0x26	; 38
    2568:	b0 e0       	ldi	r27, 0x00	; 0
    256a:	e6 e2       	ldi	r30, 0x26	; 38
    256c:	f0 e0       	ldi	r31, 0x00	; 0
    256e:	80 81       	ld	r24, Z
    2570:	80 68       	ori	r24, 0x80	; 128
    2572:	8c 93       	st	X, r24

	/* Set the Prescaler Configuration as 128*/
	/* Bits 2:0  ADPS2:0: ADC Prescaler Select Bits in register ADCSRA*/
	/*Set ADPS2 to 1 (Bit2) in register ADCSRA*/
	SET_BIT(ADCSRA_Reg,2);
    2574:	a6 e2       	ldi	r26, 0x26	; 38
    2576:	b0 e0       	ldi	r27, 0x00	; 0
    2578:	e6 e2       	ldi	r30, 0x26	; 38
    257a:	f0 e0       	ldi	r31, 0x00	; 0
    257c:	80 81       	ld	r24, Z
    257e:	84 60       	ori	r24, 0x04	; 4
    2580:	8c 93       	st	X, r24
	/*Set ADPS1 to 1 (Bit1) in register ADCSRA*/
	SET_BIT(ADCSRA_Reg,1);
    2582:	a6 e2       	ldi	r26, 0x26	; 38
    2584:	b0 e0       	ldi	r27, 0x00	; 0
    2586:	e6 e2       	ldi	r30, 0x26	; 38
    2588:	f0 e0       	ldi	r31, 0x00	; 0
    258a:	80 81       	ld	r24, Z
    258c:	82 60       	ori	r24, 0x02	; 2
    258e:	8c 93       	st	X, r24
	/*Set ADPS0 to 1 (Bit0) in register ADCSRA*/
	SET_BIT(ADCSRA_Reg,0);
    2590:	a6 e2       	ldi	r26, 0x26	; 38
    2592:	b0 e0       	ldi	r27, 0x00	; 0
    2594:	e6 e2       	ldi	r30, 0x26	; 38
    2596:	f0 e0       	ldi	r31, 0x00	; 0
    2598:	80 81       	ld	r24, Z
    259a:	81 60       	ori	r24, 0x01	; 1
    259c:	8c 93       	st	X, r24

	/*Set ADIE to 1 (Bit3) in register ADCSRA to Enable interrupt*/
	SET_BIT(ADCSRA_Reg,3);
    259e:	a6 e2       	ldi	r26, 0x26	; 38
    25a0:	b0 e0       	ldi	r27, 0x00	; 0
    25a2:	e6 e2       	ldi	r30, 0x26	; 38
    25a4:	f0 e0       	ldi	r31, 0x00	; 0
    25a6:	80 81       	ld	r24, Z
    25a8:	88 60       	ori	r24, 0x08	; 8
    25aa:	8c 93       	st	X, r24

	/* Choose the Reference Voltage as AVCC with external capacitor*/
	/*Bit 7:6  REFS1:0: Reference Selection Bits*/
	/*Clear Bit 7 REFS1 in ADMUX Register*/
	CLR_BIT(ADMUX_Reg,7);
    25ac:	a7 e2       	ldi	r26, 0x27	; 39
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	e7 e2       	ldi	r30, 0x27	; 39
    25b2:	f0 e0       	ldi	r31, 0x00	; 0
    25b4:	80 81       	ld	r24, Z
    25b6:	8f 77       	andi	r24, 0x7F	; 127
    25b8:	8c 93       	st	X, r24
	/*Set Bit 6 REFS0 by 1 in ADMUX Register*/
	SET_BIT(ADMUX_Reg,6);
    25ba:	a7 e2       	ldi	r26, 0x27	; 39
    25bc:	b0 e0       	ldi	r27, 0x00	; 0
    25be:	e7 e2       	ldi	r30, 0x27	; 39
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	80 81       	ld	r24, Z
    25c4:	80 64       	ori	r24, 0x40	; 64
    25c6:	8c 93       	st	X, r24

	/*ADC DATA left Adjustment*/
	/*Set Bit 5  ADLAR: ADC Left Adjust Result to */
	SET_BIT(ADMUX_Reg,5);
    25c8:	a7 e2       	ldi	r26, 0x27	; 39
    25ca:	b0 e0       	ldi	r27, 0x00	; 0
    25cc:	e7 e2       	ldi	r30, 0x27	; 39
    25ce:	f0 e0       	ldi	r31, 0x00	; 0
    25d0:	80 81       	ld	r24, Z
    25d2:	80 62       	ori	r24, 0x20	; 32
    25d4:	8c 93       	st	X, r24

	/*Enable the Global interrupt*/
	CLR_BIT(ADC_SFIOR,7);
    25d6:	a0 e5       	ldi	r26, 0x50	; 80
    25d8:	b0 e0       	ldi	r27, 0x00	; 0
    25da:	e0 e5       	ldi	r30, 0x50	; 80
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	80 81       	ld	r24, Z
    25e0:	8f 77       	andi	r24, 0x7F	; 127
    25e2:	8c 93       	st	X, r24
	CLR_BIT(ADC_SFIOR,6);
    25e4:	a0 e5       	ldi	r26, 0x50	; 80
    25e6:	b0 e0       	ldi	r27, 0x00	; 0
    25e8:	e0 e5       	ldi	r30, 0x50	; 80
    25ea:	f0 e0       	ldi	r31, 0x00	; 0
    25ec:	80 81       	ld	r24, Z
    25ee:	8f 7b       	andi	r24, 0xBF	; 191
    25f0:	8c 93       	st	X, r24
	CLR_BIT(ADC_SFIOR,5);
    25f2:	a0 e5       	ldi	r26, 0x50	; 80
    25f4:	b0 e0       	ldi	r27, 0x00	; 0
    25f6:	e0 e5       	ldi	r30, 0x50	; 80
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	80 81       	ld	r24, Z
    25fc:	8f 7d       	andi	r24, 0xDF	; 223
    25fe:	8c 93       	st	X, r24
	SET_BIT(SREG,7);
    2600:	af e5       	ldi	r26, 0x5F	; 95
    2602:	b0 e0       	ldi	r27, 0x00	; 0
    2604:	ef e5       	ldi	r30, 0x5F	; 95
    2606:	f0 e0       	ldi	r31, 0x00	; 0
    2608:	80 81       	ld	r24, Z
    260a:	80 68       	ori	r24, 0x80	; 128
    260c:	8c 93       	st	X, r24
}
    260e:	cf 91       	pop	r28
    2610:	df 91       	pop	r29
    2612:	08 95       	ret

00002614 <ADC_Channel_Sel>:

void ADC_Channel_Sel (u8 channel)
{
    2614:	df 93       	push	r29
    2616:	cf 93       	push	r28
    2618:	0f 92       	push	r0
    261a:	cd b7       	in	r28, 0x3d	; 61
    261c:	de b7       	in	r29, 0x3e	; 62
    261e:	89 83       	std	Y+1, r24	; 0x01

	/* ADC Channel Selection*/
	/*Clear the bits from 7:4*/
	channel &= 0x07;
    2620:	89 81       	ldd	r24, Y+1	; 0x01
    2622:	87 70       	andi	r24, 0x07	; 7
    2624:	89 83       	std	Y+1, r24	; 0x01
	/*Clear the Bits 5:0*/
	ADMUX_Reg &= 0xE0;
    2626:	a7 e2       	ldi	r26, 0x27	; 39
    2628:	b0 e0       	ldi	r27, 0x00	; 0
    262a:	e7 e2       	ldi	r30, 0x27	; 39
    262c:	f0 e0       	ldi	r31, 0x00	; 0
    262e:	80 81       	ld	r24, Z
    2630:	80 7e       	andi	r24, 0xE0	; 224
    2632:	8c 93       	st	X, r24
	/*Set bits Bits 3:0  MUX3:0: Analog Channel to select the Analog channel*/
	ADMUX_Reg |= channel;
    2634:	a7 e2       	ldi	r26, 0x27	; 39
    2636:	b0 e0       	ldi	r27, 0x00	; 0
    2638:	e7 e2       	ldi	r30, 0x27	; 39
    263a:	f0 e0       	ldi	r31, 0x00	; 0
    263c:	90 81       	ld	r25, Z
    263e:	89 81       	ldd	r24, Y+1	; 0x01
    2640:	89 2b       	or	r24, r25
    2642:	8c 93       	st	X, r24


}
    2644:	0f 90       	pop	r0
    2646:	cf 91       	pop	r28
    2648:	df 91       	pop	r29
    264a:	08 95       	ret

0000264c <ADC_StartConversion>:

void ADC_StartConversion(void)
{
    264c:	df 93       	push	r29
    264e:	cf 93       	push	r28
    2650:	cd b7       	in	r28, 0x3d	; 61
    2652:	de b7       	in	r29, 0x3e	; 62
	/* Set Bit 6  ADSC in Reg ADCSRA by 1 to  ADC Start Conversion */
	SET_BIT(ADCSRA_Reg,6);
    2654:	a6 e2       	ldi	r26, 0x26	; 38
    2656:	b0 e0       	ldi	r27, 0x00	; 0
    2658:	e6 e2       	ldi	r30, 0x26	; 38
    265a:	f0 e0       	ldi	r31, 0x00	; 0
    265c:	80 81       	ld	r24, Z
    265e:	80 64       	ori	r24, 0x40	; 64
    2660:	8c 93       	st	X, r24
}
    2662:	cf 91       	pop	r28
    2664:	df 91       	pop	r29
    2666:	08 95       	ret

00002668 <ADC_u16ValRead>:
u16 ADC_u16ValRead(void)
{
    2668:	df 93       	push	r29
    266a:	cf 93       	push	r28
    266c:	00 d0       	rcall	.+0      	; 0x266e <ADC_u16ValRead+0x6>
    266e:	cd b7       	in	r28, 0x3d	; 61
    2670:	de b7       	in	r29, 0x3e	; 62
	/*ADC result value*/
	u16 u16ADC_result;
	/*Clear the ADIF flag in ADCSRA register by setting it to 1*/
	SET_BIT(ADCSRA_Reg,4);
    2672:	a6 e2       	ldi	r26, 0x26	; 38
    2674:	b0 e0       	ldi	r27, 0x00	; 0
    2676:	e6 e2       	ldi	r30, 0x26	; 38
    2678:	f0 e0       	ldi	r31, 0x00	; 0
    267a:	80 81       	ld	r24, Z
    267c:	80 61       	ori	r24, 0x10	; 16
    267e:	8c 93       	st	X, r24
	/*Get the result from ADCH register*/
	u16ADC_result = ADCH_Reg;
    2680:	e5 e2       	ldi	r30, 0x25	; 37
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	80 81       	ld	r24, Z
    2686:	88 2f       	mov	r24, r24
    2688:	90 e0       	ldi	r25, 0x00	; 0
    268a:	9a 83       	std	Y+2, r25	; 0x02
    268c:	89 83       	std	Y+1, r24	; 0x01
	/*Return the result*/
	return u16ADC_result;
    268e:	89 81       	ldd	r24, Y+1	; 0x01
    2690:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2692:	0f 90       	pop	r0
    2694:	0f 90       	pop	r0
    2696:	cf 91       	pop	r28
    2698:	df 91       	pop	r29
    269a:	08 95       	ret

0000269c <__mulsi3>:
    269c:	62 9f       	mul	r22, r18
    269e:	d0 01       	movw	r26, r0
    26a0:	73 9f       	mul	r23, r19
    26a2:	f0 01       	movw	r30, r0
    26a4:	82 9f       	mul	r24, r18
    26a6:	e0 0d       	add	r30, r0
    26a8:	f1 1d       	adc	r31, r1
    26aa:	64 9f       	mul	r22, r20
    26ac:	e0 0d       	add	r30, r0
    26ae:	f1 1d       	adc	r31, r1
    26b0:	92 9f       	mul	r25, r18
    26b2:	f0 0d       	add	r31, r0
    26b4:	83 9f       	mul	r24, r19
    26b6:	f0 0d       	add	r31, r0
    26b8:	74 9f       	mul	r23, r20
    26ba:	f0 0d       	add	r31, r0
    26bc:	65 9f       	mul	r22, r21
    26be:	f0 0d       	add	r31, r0
    26c0:	99 27       	eor	r25, r25
    26c2:	72 9f       	mul	r23, r18
    26c4:	b0 0d       	add	r27, r0
    26c6:	e1 1d       	adc	r30, r1
    26c8:	f9 1f       	adc	r31, r25
    26ca:	63 9f       	mul	r22, r19
    26cc:	b0 0d       	add	r27, r0
    26ce:	e1 1d       	adc	r30, r1
    26d0:	f9 1f       	adc	r31, r25
    26d2:	bd 01       	movw	r22, r26
    26d4:	cf 01       	movw	r24, r30
    26d6:	11 24       	eor	r1, r1
    26d8:	08 95       	ret

000026da <__udivmodhi4>:
    26da:	aa 1b       	sub	r26, r26
    26dc:	bb 1b       	sub	r27, r27
    26de:	51 e1       	ldi	r21, 0x11	; 17
    26e0:	07 c0       	rjmp	.+14     	; 0x26f0 <__udivmodhi4_ep>

000026e2 <__udivmodhi4_loop>:
    26e2:	aa 1f       	adc	r26, r26
    26e4:	bb 1f       	adc	r27, r27
    26e6:	a6 17       	cp	r26, r22
    26e8:	b7 07       	cpc	r27, r23
    26ea:	10 f0       	brcs	.+4      	; 0x26f0 <__udivmodhi4_ep>
    26ec:	a6 1b       	sub	r26, r22
    26ee:	b7 0b       	sbc	r27, r23

000026f0 <__udivmodhi4_ep>:
    26f0:	88 1f       	adc	r24, r24
    26f2:	99 1f       	adc	r25, r25
    26f4:	5a 95       	dec	r21
    26f6:	a9 f7       	brne	.-22     	; 0x26e2 <__udivmodhi4_loop>
    26f8:	80 95       	com	r24
    26fa:	90 95       	com	r25
    26fc:	bc 01       	movw	r22, r24
    26fe:	cd 01       	movw	r24, r26
    2700:	08 95       	ret

00002702 <__udivmodsi4>:
    2702:	a1 e2       	ldi	r26, 0x21	; 33
    2704:	1a 2e       	mov	r1, r26
    2706:	aa 1b       	sub	r26, r26
    2708:	bb 1b       	sub	r27, r27
    270a:	fd 01       	movw	r30, r26
    270c:	0d c0       	rjmp	.+26     	; 0x2728 <__udivmodsi4_ep>

0000270e <__udivmodsi4_loop>:
    270e:	aa 1f       	adc	r26, r26
    2710:	bb 1f       	adc	r27, r27
    2712:	ee 1f       	adc	r30, r30
    2714:	ff 1f       	adc	r31, r31
    2716:	a2 17       	cp	r26, r18
    2718:	b3 07       	cpc	r27, r19
    271a:	e4 07       	cpc	r30, r20
    271c:	f5 07       	cpc	r31, r21
    271e:	20 f0       	brcs	.+8      	; 0x2728 <__udivmodsi4_ep>
    2720:	a2 1b       	sub	r26, r18
    2722:	b3 0b       	sbc	r27, r19
    2724:	e4 0b       	sbc	r30, r20
    2726:	f5 0b       	sbc	r31, r21

00002728 <__udivmodsi4_ep>:
    2728:	66 1f       	adc	r22, r22
    272a:	77 1f       	adc	r23, r23
    272c:	88 1f       	adc	r24, r24
    272e:	99 1f       	adc	r25, r25
    2730:	1a 94       	dec	r1
    2732:	69 f7       	brne	.-38     	; 0x270e <__udivmodsi4_loop>
    2734:	60 95       	com	r22
    2736:	70 95       	com	r23
    2738:	80 95       	com	r24
    273a:	90 95       	com	r25
    273c:	9b 01       	movw	r18, r22
    273e:	ac 01       	movw	r20, r24
    2740:	bd 01       	movw	r22, r26
    2742:	cf 01       	movw	r24, r30
    2744:	08 95       	ret

00002746 <__prologue_saves__>:
    2746:	2f 92       	push	r2
    2748:	3f 92       	push	r3
    274a:	4f 92       	push	r4
    274c:	5f 92       	push	r5
    274e:	6f 92       	push	r6
    2750:	7f 92       	push	r7
    2752:	8f 92       	push	r8
    2754:	9f 92       	push	r9
    2756:	af 92       	push	r10
    2758:	bf 92       	push	r11
    275a:	cf 92       	push	r12
    275c:	df 92       	push	r13
    275e:	ef 92       	push	r14
    2760:	ff 92       	push	r15
    2762:	0f 93       	push	r16
    2764:	1f 93       	push	r17
    2766:	cf 93       	push	r28
    2768:	df 93       	push	r29
    276a:	cd b7       	in	r28, 0x3d	; 61
    276c:	de b7       	in	r29, 0x3e	; 62
    276e:	ca 1b       	sub	r28, r26
    2770:	db 0b       	sbc	r29, r27
    2772:	0f b6       	in	r0, 0x3f	; 63
    2774:	f8 94       	cli
    2776:	de bf       	out	0x3e, r29	; 62
    2778:	0f be       	out	0x3f, r0	; 63
    277a:	cd bf       	out	0x3d, r28	; 61
    277c:	09 94       	ijmp

0000277e <__epilogue_restores__>:
    277e:	2a 88       	ldd	r2, Y+18	; 0x12
    2780:	39 88       	ldd	r3, Y+17	; 0x11
    2782:	48 88       	ldd	r4, Y+16	; 0x10
    2784:	5f 84       	ldd	r5, Y+15	; 0x0f
    2786:	6e 84       	ldd	r6, Y+14	; 0x0e
    2788:	7d 84       	ldd	r7, Y+13	; 0x0d
    278a:	8c 84       	ldd	r8, Y+12	; 0x0c
    278c:	9b 84       	ldd	r9, Y+11	; 0x0b
    278e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2790:	b9 84       	ldd	r11, Y+9	; 0x09
    2792:	c8 84       	ldd	r12, Y+8	; 0x08
    2794:	df 80       	ldd	r13, Y+7	; 0x07
    2796:	ee 80       	ldd	r14, Y+6	; 0x06
    2798:	fd 80       	ldd	r15, Y+5	; 0x05
    279a:	0c 81       	ldd	r16, Y+4	; 0x04
    279c:	1b 81       	ldd	r17, Y+3	; 0x03
    279e:	aa 81       	ldd	r26, Y+2	; 0x02
    27a0:	b9 81       	ldd	r27, Y+1	; 0x01
    27a2:	ce 0f       	add	r28, r30
    27a4:	d1 1d       	adc	r29, r1
    27a6:	0f b6       	in	r0, 0x3f	; 63
    27a8:	f8 94       	cli
    27aa:	de bf       	out	0x3e, r29	; 62
    27ac:	0f be       	out	0x3f, r0	; 63
    27ae:	cd bf       	out	0x3d, r28	; 61
    27b0:	ed 01       	movw	r28, r26
    27b2:	08 95       	ret

000027b4 <_exit>:
    27b4:	f8 94       	cli

000027b6 <__stop_program>:
    27b6:	ff cf       	rjmp	.-2      	; 0x27b6 <__stop_program>
