
---------- Begin Simulation Statistics ----------
final_tick                               2541855189500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192395                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   192394                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.80                       # Real time elapsed on the host
host_tick_rate                              543280694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194822                       # Number of instructions simulated
sim_ops                                       4194822                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011845                       # Number of seconds simulated
sim_ticks                                 11845344500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.038181                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384132                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               852903                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2407                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805685                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279062                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226222                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978904                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64558                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26813                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194822                       # Number of instructions committed
system.cpu.committedOps                       4194822                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.644350                       # CPI: cycles per instruction
system.cpu.discardedOps                        191611                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606544                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451728                       # DTB hits
system.cpu.dtb.data_misses                       7703                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405081                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849212                       # DTB read hits
system.cpu.dtb.read_misses                       6831                       # DTB read misses
system.cpu.dtb.write_accesses                  201463                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602516                       # DTB write hits
system.cpu.dtb.write_misses                       872                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18044                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381815                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661666                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16736474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177168                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966953                       # ITB accesses
system.cpu.itb.fetch_acv                          843                       # ITB acv
system.cpu.itb.fetch_hits                      960000                       # ITB hits
system.cpu.itb.fetch_misses                      6953                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10936039500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9588000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17467500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886459000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11849554000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999308500     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3850245500     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23677044                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85398      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540807     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839031     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592405     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194822                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6940570                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22815457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22815457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22815457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22815457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117002.343590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117002.343590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117002.343590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117002.343590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13054489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13054489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13054489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13054489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66946.097436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66946.097436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66946.097436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66946.097436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22465960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22465960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117010.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117010.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12854992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12854992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66953.083333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66953.083333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.257051                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539442806000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.257051                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203566                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203566                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128140                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34852                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86564                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34197                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29019                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29019                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40880                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157468                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053085                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157023     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157468                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820950535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375969500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462159500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4473216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470538953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377634943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848173897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470538953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470538953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188304190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188304190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188304190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470538953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377634943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036478086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121195                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2014133750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765396250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13726.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32476.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103954                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80208                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.582618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.252818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.345647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34496     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24281     29.79%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10009     12.28%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4624      5.67%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2347      2.88%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1389      1.70%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          944      1.16%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.73%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.030307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.415503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.835403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1278     17.45%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5573     76.08%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6543     89.32%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.43%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              447      6.10%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.38%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9390976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  655936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11845339500                       # Total gap between requests
system.mem_ctrls.avgGap                      42581.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4949888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417876238.213249087334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374922654.212378501892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642655855.218056321144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515854500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249541750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291130176500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28888.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32185.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2402163.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314681220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167241855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560440020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308893500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5175945990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189921120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7651991145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.991440                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11005734500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267350160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142081005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487240740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311999400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5105259150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249446880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7498244775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.011963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    595902750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10853981750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11838144500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646388                       # number of overall hits
system.cpu.icache.overall_hits::total         1646388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87155                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87155                       # number of overall misses
system.cpu.icache.overall_misses::total         87155                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367998500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367998500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367998500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367998500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733543                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733543                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733543                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61591.400379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61591.400379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61591.400379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61591.400379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86564                       # number of writebacks
system.cpu.icache.writebacks::total             86564                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87155                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87155                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87155                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87155                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280844500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280844500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60591.411852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60591.411852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60591.411852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60591.411852                       # average overall mshr miss latency
system.cpu.icache.replacements                  86564                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87155                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367998500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367998500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61591.400379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61591.400379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87155                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87155                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280844500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280844500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60591.411852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60591.411852                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668555                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.258039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3554240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3554240                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312486                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312486                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105697                       # number of overall misses
system.cpu.dcache.overall_misses::total        105697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6776240000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6776240000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6776240000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6776240000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64110.050427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64110.050427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64110.050427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64110.050427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34676                       # number of writebacks
system.cpu.dcache.writebacks::total             34676                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397501000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397501000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63724.510202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63724.510202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63724.510202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63724.510202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68870                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3301220500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3301220500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67117.075997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67117.075997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66912.382739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66912.382739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475019500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475019500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61492.797862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61492.797862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722678500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722678500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59335.187545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59335.187545                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64454000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64454000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71298.672566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71298.672566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70298.672566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70298.672566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541855189500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.479830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.951503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.479830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950856                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602186026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249581                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756032                       # Number of bytes of host memory used
host_op_rate                                   249580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   153.03                       # Real time elapsed on the host
host_tick_rate                              379479200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38193282                       # Number of instructions simulated
sim_ops                                      38193282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058072                       # Number of seconds simulated
sim_ticks                                 58071691000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.745747                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2758825                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4861730                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111058                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            379197                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4425956                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             209284                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1005747                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           796463                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6260375                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1070506                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        66727                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33257118                       # Number of instructions committed
system.cpu.committedOps                      33257118                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.431408                       # CPI: cycles per instruction
system.cpu.discardedOps                       2634915                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6409571                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9613735                       # DTB hits
system.cpu.dtb.data_misses                      14133                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3611696                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5411898                       # DTB read hits
system.cpu.dtb.read_misses                      12798                       # DTB read misses
system.cpu.dtb.write_accesses                 2797875                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201837                       # DTB write hits
system.cpu.dtb.write_misses                      1335                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613512                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25981206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7559767                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4401163                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61679970                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.291426                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10302345                       # ITB accesses
system.cpu.itb.fetch_acv                         1286                       # ITB acv
system.cpu.itb.fetch_hits                    10298118                       # ITB hits
system.cpu.itb.fetch_misses                      4227                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15692     27.92%     28.52% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      1.28%     29.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.65% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.51% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56211                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63469                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6965     39.85%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10327     59.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17476                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6594     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6594     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13372                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49197944000     84.72%     84.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228416000      0.39%     85.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                68891000      0.12%     85.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8578833000     14.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58074084000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946734                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638520                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765164                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1879                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.583821                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731090                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32445974500     55.87%     55.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23972195500     41.28%     97.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1655914000      2.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        114118753                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328042      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475884     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533693      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456606     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429092     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184399      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33257118                       # Class of committed instruction
system.cpu.quiesceCycles                      2024629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52438783                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          770                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       748054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1495441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15484482015                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15484482015                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15484482015                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15484482015                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118100.280026                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118100.280026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118100.280026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118100.280026                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1344                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   24                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8921467296                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8921467296                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8921467296                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8921467296                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68044.109249                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68044.109249                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68044.109249                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68044.109249                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35113381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35113381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118226.872054                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118226.872054                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20263381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20263381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68226.872054                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68226.872054                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15449368634                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15449368634                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118099.992616                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118099.992616                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8901203915                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8901203915                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68043.694311                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68043.694311                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             507407                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267164                       # Transaction distribution
system.membus.trans_dist::WritebackClean       355571                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110750                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110750                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         355572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150313                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           48                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1066698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1066698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2118741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45512064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45512064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25415104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25422753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79307489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              358                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            751268                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001084                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032899                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  750454     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     814      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              751268                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7059500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4054362643                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1655129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400887250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1866115750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22755520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16688832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39444800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22755520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22755520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17098496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17098496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          355555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              616325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         391852202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287383262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             679243179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    391852202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        391852202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294437715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294437715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294437715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        391852202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287383262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            973680894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    553289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    261854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001479072500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33866                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33866                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1512823                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             522921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      616325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     622383                       # Number of write requests accepted
system.mem_ctrls.readBursts                    616325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   622383                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95830                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69094                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30234                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7300214250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2602475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17059495500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14025.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32775.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       553                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   376923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  409057                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                616325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               622383                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  484290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       287796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.782471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.848081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.144167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119417     41.49%     41.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81429     28.29%     69.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33232     11.55%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14541      5.05%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8538      2.97%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4684      1.63%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2839      0.99%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2329      0.81%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20787      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       287796                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.369013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.100909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8382     24.75%     24.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4080     12.05%     36.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18151     53.60%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1497      4.42%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           609      1.80%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           384      1.13%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           215      0.63%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           127      0.38%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           113      0.33%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            75      0.22%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            65      0.19%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            32      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           23      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.04%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           21      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           27      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           22      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33866                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.337448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.669023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33446     98.76%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           361      1.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            38      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-203            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33866                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33311680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6133120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35410176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39444800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39832512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       573.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       609.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    679.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    685.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58071691000                       # Total gap between requests
system.mem_ctrls.avgGap                      46880.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16758656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16552576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35410176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 288585638.052110433578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285036921.001663267612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7714.602283580824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 609766572.838390350342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       355555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       622383                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8903433750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8155273000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       788750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1472819727250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25040.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31274.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    112678.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2366420.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1114211280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            592190775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1966848660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1491129540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4583985120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23588195430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2437022400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35773583205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.024479                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6106516250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1939080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50029314750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            940902060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            500074740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1749799800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1397263500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4583985120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23706399750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2337519840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35215944810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.421893                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5841735000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1939080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50294194000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               782500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683237015                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5561500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              536500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2840828.729282                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    38612623.691039                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       201000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    735441500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59302457000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1028380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13797078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13797078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13797078                       # number of overall hits
system.cpu.icache.overall_hits::total        13797078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       355572                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         355572                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       355572                       # number of overall misses
system.cpu.icache.overall_misses::total        355572                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20001571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20001571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20001571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20001571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14152650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14152650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14152650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14152650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025124                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025124                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025124                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025124                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56251.816791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56251.816791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56251.816791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56251.816791                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       355571                       # number of writebacks
system.cpu.icache.writebacks::total            355571                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       355572                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       355572                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       355572                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       355572                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19645999000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19645999000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19645999000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19645999000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025124                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55251.816791                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55251.816791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55251.816791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55251.816791                       # average overall mshr miss latency
system.cpu.icache.replacements                 355571                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13797078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13797078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       355572                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        355572                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20001571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20001571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14152650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14152650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56251.816791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56251.816791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       355572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       355572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19645999000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19645999000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55251.816791                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55251.816791                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14171955                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            355571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.856892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28660872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28660872                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9008693                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9008693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9008693                       # number of overall hits
system.cpu.dcache.overall_hits::total         9008693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366803                       # number of overall misses
system.cpu.dcache.overall_misses::total        366803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23256969500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23256969500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23256969500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23256969500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9375496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9375496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9375496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9375496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63404.523682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63404.523682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63404.523682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63404.523682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136348                       # number of writebacks
system.cpu.dcache.writebacks::total            136348                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258919                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258919                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258919                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258919                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16238711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16238711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16238711000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16238711000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256210000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256210000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027617                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027617                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62717.340172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62717.340172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62717.340172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62717.340172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68068.544102                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68068.544102                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260700                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5139773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5139773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10058760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10058760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5291328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5291328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66370.363894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66370.363894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9688862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9688862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65413.130072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65413.130072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168337.713535                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168337.713535                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13198209000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13198209000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084168                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084168                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61316.290976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61316.290976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104447                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104447                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6549849000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6549849000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59113.627133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59113.627133                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147589000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147589000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77393.287887                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77393.287887                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017477                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017477                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76468.421053                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76468.421053                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108576                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108576                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108576                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108576                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60330837000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.593745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9249731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.471384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.593745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19446340                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19446340                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3047582770500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 293321                       # Simulator instruction rate (inst/s)
host_mem_usage                                 765248                       # Number of bytes of host memory used
host_op_rate                                   293321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1618.89                       # Real time elapsed on the host
host_tick_rate                              275124456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   474855593                       # Number of instructions simulated
sim_ops                                     474855593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.445397                       # Number of seconds simulated
sim_ticks                                445396744000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.423849                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                27233396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             38670701                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              14808                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3551412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          44454705                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             724304                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2860543                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2136239                       # Number of indirect misses.
system.cpu.branchPred.lookups                51569555                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2379591                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       105563                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   436662311                       # Number of instructions committed
system.cpu.committedOps                     436662311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.006048                       # CPI: cycles per instruction
system.cpu.discardedOps                       9545041                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                119948656                       # DTB accesses
system.cpu.dtb.data_acv                           104                       # DTB access violations
system.cpu.dtb.data_hits                    122242472                       # DTB hits
system.cpu.dtb.data_misses                     313288                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 85438950                       # DTB read accesses
system.cpu.dtb.read_acv                           102                       # DTB read access violations
system.cpu.dtb.read_hits                     86085986                       # DTB read hits
system.cpu.dtb.read_misses                     273145                       # DTB read misses
system.cpu.dtb.write_accesses                34509706                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    36156486                       # DTB write hits
system.cpu.dtb.write_misses                     40143                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            72724076                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          240324230                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94704628                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         38614514                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       307579497                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.498493                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               108364782                       # ITB accesses
system.cpu.itb.fetch_acv                          560                       # ITB acv
system.cpu.itb.fetch_hits                   108333479                       # ITB hits
system.cpu.itb.fetch_misses                     31303                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   281      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17787     17.42%     17.70% # number of callpals executed
system.cpu.kern.callpal::rdps                    1117      1.09%     18.80% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      2.13%     20.92% # number of callpals executed
system.cpu.kern.callpal::callsys                  488      0.48%     21.40% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.40% # number of callpals executed
system.cpu.kern.callpal::rdunique               80231     78.60%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 102080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     202281                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       63                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7524     36.81%     36.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.11%     36.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     456      2.23%     39.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12436     60.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20438                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7523     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.14%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      456      2.94%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7523     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15524                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             436142412000     98.07%     98.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                42000000      0.01%     98.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               573086500      0.13%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7951032000      1.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         444708530500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999867                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.604937                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.759566                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2131                      
system.cpu.kern.mode_good::user                  2123                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2430                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2123                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.876955                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.931178                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25092104500      5.64%      5.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         411901553000     92.62%     98.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7714873000      1.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      281                       # number of times the context was actually changed
system.cpu.numCycles                        875965339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        63                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30882340      7.07%      7.07% # Class of committed instruction
system.cpu.op_class_0::IntAlu               215644918     49.38%     56.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                1563304      0.36%     56.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              44153709     10.11%     66.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10106080      2.31%     69.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1820407      0.42%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult              9908424      2.27%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                953166      0.22%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               234268      0.05%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::MemRead               55914639     12.81%     85.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              30918518      7.08%     92.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          28370973      6.50%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5028298      1.15%     99.73% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1163267      0.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                436662311                       # Class of committed instruction
system.cpu.quiesceCycles                     14828149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       568385842                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3165478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6330919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1462403856                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1462403856                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1462403856                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1462403856                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118069.098660                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118069.098660                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118069.098660                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118069.098660                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            46                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    15.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    842385701                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    842385701                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    842385701                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    842385701                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68011.117471                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68011.117471                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68011.117471                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68011.117471                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3923981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3923981                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115411.205882                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115411.205882                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2223981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2223981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65411.205882                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65411.205882                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1458479875                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1458479875                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118076.414751                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118076.414751                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840161720                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840161720                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68018.273964                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68018.273964                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2029189                       # Transaction distribution
system.membus.trans_dist::WriteReq                807                       # Transaction distribution
system.membus.trans_dist::WriteResp               807                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1609759                       # Transaction distribution
system.membus.trans_dist::WritebackClean       454071                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1101611                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1124145                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1124145                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         454071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1574873                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1362155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1362155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8096926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8099030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9485957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     58117376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     58117376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    274967360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    274972246                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               333880150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              118                       # Total snoops (count)
system.membus.snoopTraffic                       7552                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3166493                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000056                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007455                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3166317     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     176      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3166493                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2247500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15350928364                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy             188981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14327361750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2394842249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29056832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      172733312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          201790144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29056832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29056832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103024576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103024576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          454013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2698958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3152971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1609759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1609759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          65238088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         387818982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             453057070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     65238088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         65238088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231309675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231309675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231309675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         65238088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        387818982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            684366745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1925921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    359516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2453555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011719400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       117735                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       117735                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7644784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1810348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3152971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2063736                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3152971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2063736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 339900                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                137815                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            198718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            128231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            256314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            148847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            181595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            137930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           182243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           153157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           247545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           143559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           154473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           190867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            129104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            174753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            163996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            130599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            101498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           133703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           163960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           110215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           142831                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  33253386500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14065355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             85998467750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11821.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30571.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        37                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2093752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1482428                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3152971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2063736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2705372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 105520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 117758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 120711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 119253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 118083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 118392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 118397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 118838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 118319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 118296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 118256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 117968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 117973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 118021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    119                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1162818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.829812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.570062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.918712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       456996     39.30%     39.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       318197     27.36%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       123359     10.61%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64680      5.56%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54981      4.73%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21530      1.85%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14306      1.23%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11624      1.00%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        97145      8.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1162818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       117735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.893269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.680125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        117476     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          196      0.17%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           39      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        117735                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       117735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.358041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        116839     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           881      0.75%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        117735                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              180036544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21753600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               123258496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               201790144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            132079104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       404.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    453.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    296.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  445395619000                       # Total gap between requests
system.mem_ctrls.avgGap                      85378.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     23009024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    157027520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    123258496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51659614.287615895271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352556506.340333700180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276738655.278539717197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       454013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2698958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2063736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11927252250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  74071215500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10815604071000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26270.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27444.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5240788.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4346410740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2310194865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9940100940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4687549560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35159251920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153394561050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41857982400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       251696051475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.105279                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107093667000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14872780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 323430297000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3956016960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2102699445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10145226000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5365721520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35159251920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     154775107320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40695417120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       252199440285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.235483                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 104026831500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14872780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 326497132500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13159                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13159                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   795686                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1241500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1297000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64552856                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              833500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              102000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 126                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            63                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     117715746.031746                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    312740145.030684                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974331500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              63                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    437980652000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7416092000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    109667056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        109667056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    109667056                       # number of overall hits
system.cpu.icache.overall_hits::total       109667056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       454070                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         454070                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       454070                       # number of overall misses
system.cpu.icache.overall_misses::total        454070                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  26300597500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26300597500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26300597500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26300597500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    110121126                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    110121126                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    110121126                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    110121126                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57921.900808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57921.900808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57921.900808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57921.900808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       454071                       # number of writebacks
system.cpu.icache.writebacks::total            454071                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       454070                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       454070                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       454070                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       454070                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  25846526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  25846526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  25846526500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  25846526500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56921.898606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56921.898606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56921.898606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56921.898606                       # average overall mshr miss latency
system.cpu.icache.replacements                 454071                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    109667056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       109667056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       454070                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        454070                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26300597500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26300597500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    110121126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    110121126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57921.900808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57921.900808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       454070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       454070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  25846526500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  25846526500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56921.898606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56921.898606                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           110132864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            454583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            242.272289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         220696323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        220696323                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    109840953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        109840953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    109840953                       # number of overall hits
system.cpu.dcache.overall_hits::total       109840953                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3712294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3712294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3712294                       # number of overall misses
system.cpu.dcache.overall_misses::total       3712294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 223206812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 223206812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 223206812000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 223206812000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113553247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113553247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113553247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113553247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60126.383309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60126.383309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60126.383309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60126.383309                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1597407                       # number of writebacks
system.cpu.dcache.writebacks::total           1597407                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1016426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1016426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1016426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1016426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2695868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2695868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2695868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2695868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1052                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1052                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157001563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157001563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157001563000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157001563000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     41997500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     41997500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023741                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58237.852521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58237.852521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58237.852521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58237.852521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 39921.577947                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 39921.577947                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2698984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76059543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76059543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1666759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1666759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  96315671500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  96315671500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77726302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77726302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57786.201544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57786.201544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        94920                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94920                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1571839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1571839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  89211453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  89211453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     41997500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     41997500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56756.101293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56756.101293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171418.367347                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171418.367347                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     33781410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33781410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2045535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2045535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 126891140500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 126891140500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35826945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35826945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62033.228715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62033.228715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       921506                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       921506                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1124029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1124029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          807                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          807                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  67790109500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  67790109500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60309.929281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60309.929281                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        73687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        73687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3117                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3117                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    235153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    235153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        76804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75442.091755                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75442.091755                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3116                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3116                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    231980000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    231980000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040571                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040571                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74448.010270                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74448.010270                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        76700                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        76700                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        76700                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        76700                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 445396744000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112954524                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2700008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.834885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          881                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230112486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230112486                       # Number of data accesses

---------- End Simulation Statistics   ----------
