Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  1 18:14:18 2024
| Host         : DESKTOP-V4SV6TR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 2085 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5697 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.925        0.000                      0                 1466        0.101        0.000                      0                 1466        4.500        0.000                       0                   817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.925        0.000                      0                 1466        0.101        0.000                      0                 1466        4.500        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.076ns (23.469%)  route 3.509ns (76.531%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.889     9.661    clock_6p25MHZ/clear
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X29Y53         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.076ns (23.469%)  route 3.509ns (76.531%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.889     9.661    clock_6p25MHZ/clear
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X29Y53         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.076ns (23.469%)  route 3.509ns (76.531%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.889     9.661    clock_6p25MHZ/clear
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X29Y53         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.076ns (23.469%)  route 3.509ns (76.531%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.889     9.661    clock_6p25MHZ/clear
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.437    14.778    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X29Y53         FDRE (Setup_fdre_C_R)       -0.429    14.586    clock_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.076ns (23.591%)  route 3.485ns (76.409%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.866     9.637    clock_6p25MHZ/clear
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.429    14.587    clock_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.076ns (23.591%)  route 3.485ns (76.409%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.866     9.637    clock_6p25MHZ/clear
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.429    14.587    clock_6p25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.076ns (23.591%)  route 3.485ns (76.409%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.866     9.637    clock_6p25MHZ/clear
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.429    14.587    clock_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.076ns (23.591%)  route 3.485ns (76.409%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.866     9.637    clock_6p25MHZ/clear
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.429    14.587    clock_6p25MHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.317ns (27.873%)  route 3.408ns (72.127%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X28Y31         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           0.698     6.193    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.324     6.517 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.433     6.951    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.326     7.277 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.646     7.923    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.047 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          1.034     9.082    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X30Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.206 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_i_1__1/O
                         net (fo=1, routed)           0.596     9.801    pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_i_1__1_n_0
    SLICE_X30Y35         FDPE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.440    14.781    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y35         FDPE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y35         FDPE (Setup_fdpe_C_CE)      -0.169    14.837    pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.076ns (24.765%)  route 3.269ns (75.235%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.555     5.076    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.857     6.389    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.421     6.934    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  clock_6p25MHZ/COUNT[0]_i_9__5/O
                         net (fo=1, routed)           0.444     7.502    clock_6p25MHZ/COUNT[0]_i_9__5_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  clock_6p25MHZ/COUNT[0]_i_7__5/O
                         net (fo=1, routed)           0.589     8.215    clock_6p25MHZ/COUNT[0]_i_7__5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  clock_6p25MHZ/COUNT[0]_i_3__5/O
                         net (fo=2, routed)           0.309     8.647    clock_6p25MHZ/COUNT[0]_i_3__5_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  clock_6p25MHZ/COUNT[0]_i_1__5/O
                         net (fo=32, routed)          0.649     9.421    clock_6p25MHZ/clear
    SLICE_X29Y47         FDRE                                         r  clock_6p25MHZ/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.448    14.789    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  clock_6p25MHZ/COUNT_reg[4]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.429    14.505    clock_6p25MHZ/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.118     1.706    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.867    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.921    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_7
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.563     1.446    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  DebounceC/counter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DebounceC/counter/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    DebounceC/counter/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  DebounceC/counter/count_reg[24]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.867    DebounceC/counter/count_reg[24]_i_1__13_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  DebounceC/counter/count_reg[28]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     1.921    DebounceC/counter/count_reg[28]_i_1__13_n_7
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.829     1.957    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    DebounceC/counter/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.564     1.447    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DebounceC/clock_1khz/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    DebounceC/clock_1khz/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  DebounceC/clock_1khz/COUNT_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    DebounceC/clock_1khz/COUNT_reg[20]_i_1__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  DebounceC/clock_1khz/COUNT_reg[24]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.923    DebounceC/clock_1khz/COUNT_reg[24]_i_1__5_n_7
    SLICE_X31Y50         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.830     1.958    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    DebounceC/clock_1khz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.118     1.706    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.867    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.932    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_5
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.563     1.446    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  DebounceC/counter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DebounceC/counter/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    DebounceC/counter/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  DebounceC/counter/count_reg[24]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.867    DebounceC/counter/count_reg[24]_i_1__13_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  DebounceC/counter/count_reg[28]_i_1__13/O[2]
                         net (fo=1, routed)           0.000     1.932    DebounceC/counter/count_reg[28]_i_1__13_n_5
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.829     1.957    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    DebounceC/counter/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.564     1.447    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DebounceC/clock_1khz/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    DebounceC/clock_1khz/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  DebounceC/clock_1khz/COUNT_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    DebounceC/clock_1khz/COUNT_reg[20]_i_1__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  DebounceC/clock_1khz/COUNT_reg[24]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.934    DebounceC/clock_1khz/COUNT_reg[24]_i_1__5_n_5
    SLICE_X31Y50         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.830     1.958    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    DebounceC/clock_1khz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.118     1.706    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.867    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.957    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_6
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.118     1.706    clock_6p25MHZ/COUNT_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clock_6p25MHZ/COUNT_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.867    clock_6p25MHZ/COUNT_reg[12]_i_1__6_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.957    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_4
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.563     1.446    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  DebounceC/counter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DebounceC/counter/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    DebounceC/counter/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  DebounceC/counter/count_reg[24]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.867    DebounceC/counter/count_reg[24]_i_1__13_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  DebounceC/counter/count_reg[28]_i_1__13/O[1]
                         net (fo=1, routed)           0.000     1.957    DebounceC/counter/count_reg[28]_i_1__13_n_6
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.829     1.957    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    DebounceC/counter/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.563     1.446    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  DebounceC/counter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DebounceC/counter/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    DebounceC/counter/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  DebounceC/counter/count_reg[24]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.867    DebounceC/counter/count_reg[24]_i_1__13_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  DebounceC/counter/count_reg[28]_i_1__13/O[3]
                         net (fo=1, routed)           0.000     1.957    DebounceC/counter/count_reg[28]_i_1__13_n_4
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.829     1.957    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  DebounceC/counter/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    DebounceC/counter/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   DebounceC/clock_1khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   DebounceC/clock_1khz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   DebounceC/clock_1khz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   DebounceC/clock_1khz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   DebounceC/clock_1khz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   DebounceC/clock_1khz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   DebounceC/clock_1khz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   DebounceC/clock_1khz/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   DebounceC/clock_1khz/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   DebounceC/clock_1khz/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   DebounceC/clock_1khz/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   DebounceC/clock_1khz/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   DebounceC/clock_1khz/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   DebounceC/clock_1khz/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   DebounceC/clock_1khz/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[25]/C



