module wideexpr_00440(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {(((ctrl[4]?+($unsigned(1'b1)):s4))|(+(((2'sb11)+(3'sb000))<((s5)|(1'sb1)))))-(-(2'sb10)),(ctrl[3]?((1'sb0)<<<(4'sb0010))>>({{3{(s6)<<(5'sb01100)}}}):5'sb01100),-({(s3)<<<(+((3'sb010)&(1'sb1))),(((ctrl[4]?1'sb1:s3))^($signed(s6)))>(s2),$signed(+((ctrl[3]?5'b01100:4'b0010)))})};
  assign y1 = (((3'sb000)>($signed((ctrl[3]?((ctrl[1]?(5'sb10010)<<(6'b011001):s7))>>>((s5)<<((s7)&(s6))):6'sb011110))))+(3'b001))^~((ctrl[6]?({(ctrl[1]?($unsigned((3'sb000)>>(4'sb0011)))<<<(s0):{1{$signed(s1)}}),$unsigned(s3)})>>>({{2{+(3'sb001)}}}):(~&($signed({(ctrl[2]?-(3'sb101):(s7)|(s5)),!((ctrl[7]?s0:6'sb010111))})))!=(|(((-({3{s1}}))<<<(((3'sb011)<<<(u5))^(2'sb11)))-((((ctrl[1]?s3:3'sb010))|((ctrl[4]?s0:s5)))-(s3))))));
  assign y2 = +(-(+((s5)-(s3))));
  assign y3 = 6'sb001111;
  assign y4 = (ctrl[0]?$unsigned({1{{(1'sb0)+(6'b110011),(5'b00000)>>>(u2)}}}):(ctrl[1]?(s7)<((+(2'sb01))<<<({s7,6'sb100010,s3})):{(^(s4))|($unsigned(u3))}));
  assign y5 = {($signed(((s7)>>(($signed(s6))|((ctrl[1]?2'sb11:1'sb1))))>>({3{((ctrl[0]?s7:6'sb000111))^~(4'sb1100)}})))<<((ctrl[1]?{3{{-((ctrl[2]?u7:u7)),(ctrl[2]?&(s7):{3{s5}})}}}:s6))};
  assign y6 = ($signed((ctrl[5]?-(s5):((+(({3{4'sb0000}})==(s6)))<<<(s3))<<<(2'sb10))))-(((ctrl[2]?(ctrl[2]?s2:$signed(($signed(~|((6'sb011000)<<(s7))))&((ctrl[7]?(s0)<<<((ctrl[0]?1'sb0:s3)):($signed(u3))<<<((4'sb1111)>>>(s2)))))):(4'sb0100)>>((s1)>(6'sb110101))))&((4'sb1100)+(s7)));
  assign y7 = {~|(2'b01),$signed($unsigned(|(s2)))};
endmodule
