/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [31:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [22:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  reg [18:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [33:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  reg [9:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z[13:1] = celloutsig_1_1z[13:1] + { in_data[112:109], celloutsig_1_2z[9:1] };
  assign celloutsig_0_12z = { celloutsig_0_5z[20:10], celloutsig_0_0z, celloutsig_0_0z } === { in_data[57:56], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_5z[7:5], celloutsig_0_11z } === { celloutsig_0_5z[11:9], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[125:113] > in_data[180:168];
  assign celloutsig_0_3z = { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_2z } > { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_4z[6:1] > celloutsig_1_4z[5:0];
  assign celloutsig_0_10z = in_data[72:70] > celloutsig_0_8z[3:1];
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z } > { celloutsig_0_5z[10:8], celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_4z[5:3], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_1z[11:1], 1'h0 } <= { celloutsig_1_14z[2:0], celloutsig_1_14z };
  assign celloutsig_0_34z = { celloutsig_0_5z[22:21], celloutsig_0_13z } % { 1'h1, celloutsig_0_19z[3:2] };
  assign celloutsig_0_6z = | celloutsig_0_5z[14:10];
  assign celloutsig_0_0z = ~^ in_data[80:77];
  assign celloutsig_0_4z = ~^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_8z[17:15], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_15z[4:2], celloutsig_0_18z };
  assign celloutsig_1_10z = ^ celloutsig_1_2z[9:4];
  assign celloutsig_1_4z = in_data[122:111] >> { celloutsig_1_1z[11:1], 1'h0 };
  assign celloutsig_1_14z = in_data[129:121] >> { celloutsig_1_1z[3], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_16z = { celloutsig_1_5z[6:2], celloutsig_1_10z } >> celloutsig_1_4z[10:5];
  assign celloutsig_0_33z = celloutsig_0_1z[4:2] >> { celloutsig_0_8z[11:10], celloutsig_0_30z };
  assign celloutsig_0_5z = { in_data[64:59], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } >>> { in_data[72:63], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = in_data[54:23] >>> { in_data[73:62], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_15z[10:1], celloutsig_0_17z, celloutsig_0_6z } >>> { celloutsig_0_15z[10], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[72:69], celloutsig_0_0z } ~^ in_data[82:78];
  assign celloutsig_1_5z = celloutsig_1_1z[10:1] ^ celloutsig_1_4z[10:1];
  assign celloutsig_1_18z = { celloutsig_1_7z[11:5], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z } ^ { celloutsig_1_11z[3:0], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_2z[4:1], celloutsig_1_10z } ^ celloutsig_1_5z[5:1];
  assign celloutsig_0_7z = { celloutsig_0_5z[11:9], celloutsig_0_6z } ^ celloutsig_0_5z[15:12];
  assign celloutsig_0_9z = { celloutsig_0_5z[11:9], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } ^ in_data[33:26];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_14z } ^ { celloutsig_0_9z[7:4], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[187:178];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_8z = celloutsig_1_7z[8:5];
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[68:52], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_13z = ~((celloutsig_1_8z[1] & celloutsig_1_0z) | (celloutsig_1_4z[2] & 1'h0));
  assign celloutsig_0_13z = ~((celloutsig_0_3z & celloutsig_0_6z) | (celloutsig_0_11z & celloutsig_0_12z));
  assign celloutsig_0_2z = ~((in_data[27] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_1z[13:1] = in_data[182:170] ^ in_data[129:117];
  assign celloutsig_1_1z[0] = 1'h0;
  assign celloutsig_1_7z[0] = celloutsig_1_2z[0];
  assign { out_data[159:128], out_data[100:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z[32:1], celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
