`timescale 1ns / 1ps

module gray_count_top_tb;
    reg clk, rst;
    wire [2:0] led;
    wire clkd;
    
    gray_counter_top cnt(clk, rst, led, clkd);
    
    initial begin
    clk = 1'b0; rst = 1'b1; 
    #10 rst = 1'b0;
    #100000 $finish; 
    end
    
    always #5 clk = !clk;
    
endmodule