Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 16:41:46 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_clear_button_detector/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_run_stop_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.146        0.000                      0                  141        0.198        0.000                      0                  141        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.146        0.000                      0                  141        0.198        0.000                      0                  141        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.966ns (25.217%)  route 2.865ns (74.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y27         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=2, routed)           1.424     6.985    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.299     7.284 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5/O
                         net (fo=1, routed)           0.566     7.849    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3/O
                         net (fo=24, routed)          0.875     8.848    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124     8.972 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     8.972    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[22]
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.031    15.118    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.996ns (25.798%)  route 2.865ns (74.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y27         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=2, routed)           1.424     6.985    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.299     7.284 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5/O
                         net (fo=1, routed)           0.566     7.849    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3/O
                         net (fo=24, routed)          0.875     8.848    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.154     9.002 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     9.002    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[23]
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.075    15.162    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.966ns (25.695%)  route 2.794ns (74.305%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y27         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=2, routed)           1.424     6.985    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.299     7.284 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5/O
                         net (fo=1, routed)           0.566     7.849    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.973 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3/O
                         net (fo=24, routed)          0.803     8.777    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     8.901    U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.029    15.112    U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.966ns (25.772%)  route 2.782ns (74.228%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y27         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=2, routed)           1.424     6.985    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.299     7.284 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5/O
                         net (fo=1, routed)           0.566     7.849    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3/O
                         net (fo=24, routed)          0.792     8.766    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3_n_0
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.124     8.890 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.890    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[2]
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[2]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.031    15.114    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.992ns (26.205%)  route 2.794ns (73.795%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y27         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=2, routed)           1.424     6.985    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.299     7.284 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5/O
                         net (fo=1, routed)           0.566     7.849    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3/O
                         net (fo=24, routed)          0.803     8.777    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3_n_0
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.150     8.927 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.927    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[1]
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.075    15.158    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 2.229ns (59.593%)  route 1.511ns (40.407%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.619     5.140    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.663     6.222    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.053 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.729 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.849     8.578    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3_n_6
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.303     8.881 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.881    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[18]
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.029    15.116    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.992ns (26.283%)  route 2.782ns (73.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y27         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=2, routed)           1.424     6.985    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.299     7.284 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5/O
                         net (fo=1, routed)           0.566     7.849    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3/O
                         net (fo=24, routed)          0.792     8.766    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[23]_i_3_n_0
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.150     8.916 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.916    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[3]
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.075    15.158    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.255ns (60.204%)  route 1.491ns (39.796%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.619     5.140    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.663     6.222    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.053 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.509    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.731 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__4/O[0]
                         net (fo=1, routed)           0.828     8.559    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__4_n_7
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.327     8.886 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     8.886    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[21]
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y30         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.075    15.162    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.125ns (56.434%)  route 1.640ns (43.566%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.619     5.140    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.663     6.222    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.053 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.594 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/O[3]
                         net (fo=1, routed)           0.978     8.572    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_4
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.334     8.906 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     8.906    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[16]
    SLICE_X60Y29         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X60Y29         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.118    15.205    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 2.135ns (57.127%)  route 1.602ns (42.873%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.619     5.140    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.663     6.222    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.053 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.617 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.940     8.557    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3_n_7
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.878 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.878    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[17]
    SLICE_X60Y29         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X60Y29         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.118    15.205    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_clear_button_detector/edge_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.223%)  route 0.139ns (42.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     1.465    U_clear_button_detector/CLK
    SLICE_X61Y26         FDRE                                         r  U_clear_button_detector/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_clear_button_detector/edge_reg_reg/Q
                         net (fo=3, routed)           0.139     1.745    U_stopwatch_control_unit/edge_reg
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  U_stopwatch_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    U_stopwatch_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X62Y26         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_stopwatch_control_unit/CLK
    SLICE_X62Y26         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.092     1.592    U_stopwatch_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.072%)  route 0.171ns (47.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y29         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/Q
                         net (fo=8, routed)           0.171     1.780    U_stopwatch_datapath/U_time_counter_min/w_min[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__1_n_0
    SLICE_X62Y29         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     1.982    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X62Y29         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.092     1.596    U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X62Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/Q
                         net (fo=7, routed)           0.168     1.777    U_stopwatch_datapath/U_time_counter_10ms/w_msec[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_stopwatch_datapath/U_time_counter_10ms/time_tick_next
    SLICE_X61Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X61Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.592    U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.905%)  route 0.172ns (48.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y29         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/Q
                         net (fo=8, routed)           0.172     1.781    U_stopwatch_datapath/U_time_counter_min/w_min[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    U_stopwatch_datapath/U_time_counter_min/time_counter_reg[2]_i_1__0_n_0
    SLICE_X62Y29         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     1.982    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X62Y29         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.092     1.596    U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     1.466    U_stopwatch_control_unit/CLK
    SLICE_X62Y26         FDPE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  U_stopwatch_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.143     1.750    U_stopwatch_control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  U_stopwatch_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_stopwatch_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X62Y26         FDPE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_stopwatch_control_unit/CLK
    SLICE_X62Y26         FDPE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDPE (Hold_fdpe_C_D)         0.092     1.558    U_stopwatch_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     1.466    U_stopwatch_control_unit/CLK
    SLICE_X62Y26         FDPE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  U_stopwatch_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.144     1.751    U_stopwatch_control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.796 r  U_stopwatch_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_stopwatch_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X62Y26         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_stopwatch_control_unit/CLK
    SLICE_X62Y26         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.091     1.557    U_stopwatch_control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.213ns (52.825%)  route 0.190ns (47.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.584     1.467    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.190     1.821    U_stopwatch_datapath/U_time_counter_10ms/Q[0]
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.049     1.870 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.870    U_stopwatch_datapath/U_time_counter_10ms/time_counter_next[3]
    SLICE_X62Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.853     1.980    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X62Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.107     1.609    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/Q
                         net (fo=10, routed)          0.167     1.777    U_stopwatch_datapath/U_time_counter_sec/w_sec[4]
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1__0_n_0
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.854     1.981    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.092     1.560    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.565%)  route 0.168ns (47.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/Q
                         net (fo=10, routed)          0.168     1.777    U_stopwatch_datapath/U_time_counter_sec/w_sec[5]
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.822    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2_n_0
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.854     1.981    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.092     1.560    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/Q
                         net (fo=10, routed)          0.169     1.778    U_stopwatch_datapath/U_time_counter_sec/w_sec[5]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[4]_i_1_n_0
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.854     1.981    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y28         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.091     1.559    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   U_clear_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   U_clear_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_clear_button_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   U_clear_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   U_clear_button_detector/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_run_stop_button_detector/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_run_stop_button_detector/r_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   U_clear_button_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   U_clear_button_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_clear_button_detector/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   U_clear_button_detector/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_clear_button_detector/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_clear_button_detector/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_clear_button_detector/r_counter_reg[9]/C



