/* _NVRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2016 by NVIDIA Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to NVIDIA
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of NVIDIA Corporation is prohibited.
 *
 * _NVRM_COPYRIGHT_END_
 */

#ifndef __ga102_dev_ofa_pri_h__
#define __ga102_dev_ofa_pri_h__
/* This file is autogenerated.  Do not edit */
#define NV_POFA                                0x00847fff:0x00844000 /* RW--D */
#define NV_POFA_CTRL                                                                                     0x00846000     /* RW-4R */
#define NV_POFA_CTRL_Y_GRIDSIZE_LOG2                                                                     21:20          /* RWIUF */
#define NV_POFA_CTRL_Y_GRIDSIZE_LOG2_DEFAULT                                                             0x00000000     /* RWI-V */
#define NV_POFA_CTRL_RESERVED2                                                                           19:18          /* RWIUF */
#define NV_POFA_CTRL_RESERVED2_DEFAULT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_CTRL_X_GRIDSIZE_LOG2                                                                     17:16          /* RWIUF */
#define NV_POFA_CTRL_X_GRIDSIZE_LOG2_DEFAULT                                                             0x00000000     /* RWI-V */
#define NV_POFA_CTRL_RESERVED1                                                                           15:12          /* RWIUF */
#define NV_POFA_CTRL_RESERVED1_DEFAULT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_CTRL_BIT_DEPTH_MINUS8                                                                    11:8           /* RWIUF */
#define NV_POFA_CTRL_BIT_DEPTH_MINUS8_8                                                                  0x00000000     /* RWI-V */
#define NV_POFA_CTRL_BIT_DEPTH_MINUS8_10                                                                 0x00000002     /* RW--V */
#define NV_POFA_CTRL_BIT_DEPTH_MINUS8_12                                                                 0x00000004     /* RW--V */
#define NV_POFA_CTRL_BIT_DEPTH_MINUS8_16                                                                 0x00000008     /* RW--V */
#define NV_POFA_CTRL_CUR_SGMPASS                                                                         7:6            /* RWIUF */
#define NV_POFA_CTRL_CUR_SGMPASS_0                                                                       0x00000000     /* RWI-V */
#define NV_POFA_CTRL_CUR_SGMPASS_1                                                                       0x00000001     /* RW--V */
#define NV_POFA_CTRL_CUR_SGMPASS_2                                                                       0x00000002     /* RW--V */
#define NV_POFA_CTRL_NUM_SGMPASS_MINUS1                                                                  5:4            /* RWIUF */
#define NV_POFA_CTRL_NUM_SGMPASS_MINUS1_ONE_PASS                                                         0x00000000     /* RWI-V */
#define NV_POFA_CTRL_NUM_SGMPASS_MINUS1_TWO_PASS                                                         0x00000001     /* RW--V */
#define NV_POFA_CTRL_NUM_SGMPASS_MINUS1_THREE_PASS                                                       0x00000002     /* RW--V */
#define NV_POFA_CTRL_FRAME_MODE                                                                          3:2            /* RWIUF */
#define NV_POFA_CTRL_FRAME_MODE_REGULAR                                                                  0x00000000     /* RWI-V */
#define NV_POFA_CTRL_FRAME_MODE_ROI                                                                      0x00000001     /* RW--V */
#define NV_POFA_CTRL_FRAME_MODE_SUBFRAME                                                                 0x00000002     /* RW--V */
#define NV_POFA_CTRL_MODE                                                                                1:0            /* RWIUF */
#define NV_POFA_CTRL_MODE_EPISGM                                                                         0x00000000     /* RWI-V */
#define NV_POFA_CTRL_MODE_PYDSGM                                                                         0x00000001     /* RW--V */
#define NV_POFA_CTRL_MODE_STEREO                                                                         0x00000002     /* RW--V */
#define NV_POFA_COMMAND                                                                                  0x00846004     /* RW-4R */
#define NV_POFA_COMMAND_START                                                                            0:0            /* RWIUF */
#define NV_POFA_COMMAND_START_DEFAULT                                                                    0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL                                                                                 0x00846008     /* RW-4R */
#define NV_POFA_PYD_CTRL_CURR_LEVEL                                                                      9:7            /* RWIUF */
#define NV_POFA_PYD_CTRL_CURR_LEVEL_DEFAULT                                                              0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_HINT_MAGNITUDE_SCALE                                                            6:6            /* RWIUF */
#define NV_POFA_PYD_CTRL_HINT_MAGNITUDE_SCALE_DEFAULT                                                    0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_HINT_MAGNITUDE_SCALE_2X                                                         0x00000001     /* RW--V */
#define NV_POFA_PYD_CTRL_HINT_HEIGHT_SCALE                                                               5:5            /* RWIUF */
#define NV_POFA_PYD_CTRL_HINT_HEIGHT_SCALE_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_HINT_HEIGHT_SCALE_1_2X                                                          0x00000001     /* RW--V */
#define NV_POFA_PYD_CTRL_HINT_WIDTH_SCALE                                                                4:4            /* RWIUF */
#define NV_POFA_PYD_CTRL_HINT_WIDTH_SCALE_DEFAULT                                                        0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_HINT_WIDTH_SCALE_1_2X                                                           0x00000001     /* RW--V */
#define NV_POFA_PYD_CTRL_RESERVED                                                                        3:3            /* RWIUF */
#define NV_POFA_PYD_CTRL_RESERVED_DEFAULT                                                                0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_FLOW_MAGNITUDE_SCALE                                                            2:2            /* RWIUF */
#define NV_POFA_PYD_CTRL_FLOW_MAGNITUDE_SCALE_DEFAULT                                                    0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_FLOW_MAGNITUDE_SCALE_2X                                                         0x00000001     /* RW--V */
#define NV_POFA_PYD_CTRL_FLOW_HEIGHT_SCALE                                                               1:1            /* RWIUF */
#define NV_POFA_PYD_CTRL_FLOW_HEIGHT_SCALE_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_FLOW_HEIGHT_SCALE_1_2X                                                          0x00000001     /* RW--V */
#define NV_POFA_PYD_CTRL_FLOW_WIDTH_SCALE                                                                0:0            /* RWIUF */
#define NV_POFA_PYD_CTRL_FLOW_WIDTH_SCALE_DEFAULT                                                        0x00000000     /* RWI-V */
#define NV_POFA_PYD_CTRL_FLOW_WIDTH_SCALE_1_2X                                                           0x00000001     /* RW--V */
#define NV_POFA_FRAME_SIZE                                                                               0x00846010     /* RW-4R */
#define NV_POFA_FRAME_SIZE_HEIGHT_MINUS1                                                                 28:16          /* RWIUF */
#define NV_POFA_FRAME_SIZE_HEIGHT_MINUS1_DEFAULT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FRAME_SIZE_RESERVED                                                                      15:13          /* RWIUF */
#define NV_POFA_FRAME_SIZE_RESERVED_DEFAULT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FRAME_SIZE_WIDTH_MINUS1                                                                  12:0           /* RWIUF */
#define NV_POFA_FRAME_SIZE_WIDTH_MINUS1_DEFAULT                                                          0x00000000     /* RWI-V */
#define NV_POFA_ROI_START                                                                                0x00846014     /* RW-4R */
#define NV_POFA_ROI_START_Y                                                                              28:16          /* RWIUF */
#define NV_POFA_ROI_START_Y_DEFAULT                                                                      0x00000000     /* RWI-V */
#define NV_POFA_ROI_START_RESERVED                                                                       15:13          /* RWIUF */
#define NV_POFA_ROI_START_RESERVED_DEFAULT                                                               0x00000000     /* RWI-V */
#define NV_POFA_ROI_START_X                                                                              12:0           /* RWIUF */
#define NV_POFA_ROI_START_X_DEFAULT                                                                      0x00000000     /* RWI-V */
#define NV_POFA_ROI_END                                                                                  0x00846018     /* RW-4R */
#define NV_POFA_ROI_END_Y                                                                                28:16          /* RWIUF */
#define NV_POFA_ROI_END_Y_DEFAULT                                                                        0x00000000     /* RWI-V */
#define NV_POFA_ROI_END_RESERVED                                                                         15:13          /* RWIUF */
#define NV_POFA_ROI_END_RESERVED_DEFAULT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_ROI_END_X                                                                                12:0           /* RWIUF */
#define NV_POFA_ROI_END_X_DEFAULT                                                                        0x00000000     /* RWI-V */
#define NV_POFA_SUBFRAME                                                                                 0x0084601c     /* RW-4R */
#define NV_POFA_SUBFRAME_END_Y                                                                           28:16          /* RWIUF */
#define NV_POFA_SUBFRAME_END_Y_DEFAULT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_SUBFRAME_RESERVED                                                                        15:13          /* RWIUF */
#define NV_POFA_SUBFRAME_RESERVED_DEFAULT                                                                0x00000000     /* RWI-V */
#define NV_POFA_SUBFRAME_START_Y                                                                         12:0           /* RWIUF */
#define NV_POFA_SUBFRAME_START_Y_DEFAULT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_EPI_CTRL                                                                                 0x00846020     /* RW-4R */
#define NV_POFA_EPI_CTRL_NUM_DISP_LOG2_MINUS7                                                            8:8            /* RWIUF */
#define NV_POFA_EPI_CTRL_NUM_DISP_LOG2_MINUS7_128                                                        0x00000000     /* RWI-V */
#define NV_POFA_EPI_CTRL_NUM_DISP_LOG2_MINUS7_256                                                        0x00000001     /* RW--V */
#define NV_POFA_EPI_CTRL_RESERVED                                                                        7:1            /* RWIUF */
#define NV_POFA_EPI_CTRL_RESERVED_DEFAULT                                                                0x00000000     /* RWI-V */
#define NV_POFA_EPI_CTRL_DIRECTION                                                                       0:0            /* RWIUF */
#define NV_POFA_EPI_CTRL_DIRECTION_FORWARD                                                               0x00000000     /* RWI-V */
#define NV_POFA_EPI_CTRL_DIRECTION_BACKWARD                                                              0x00000001     /* RW--V */
#define NV_POFA_EPIPOLE_X                                                                                0x00846028     /* RW-4R */
#define NV_POFA_EPIPOLE_X_VALUE                                                                          20:0           /* RWISF */
#define NV_POFA_EPIPOLE_X_VALUE_DEFAULT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_EPIPOLE_Y                                                                                0x0084602c     /* RW-4R */
#define NV_POFA_EPIPOLE_Y_VALUE                                                                          20:0           /* RWISF */
#define NV_POFA_EPIPOLE_Y_VALUE_DEFAULT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_EPI_FUNDAMENTAL_M(i)                                                                     (0x00846030+((i)*4)) /* RW-4A */
#define NV_POFA_EPI_FUNDAMENTAL_M__SIZE_1                                                                9              /*       */
#define NV_POFA_EPI_FUNDAMENTAL_M_VALUE                                                                  31:0           /* RWIFF */
#define NV_POFA_EPI_FUNDAMENTAL_M_VALUE_DEFAULT                                                          0x00000000     /* RWI-V */
#define NV_POFA_EPI_ROTATION_M(i)                                                                        (0x00846060+((i)*4)) /* RW-4A */
#define NV_POFA_EPI_ROTATION_M__SIZE_1                                                                   9              /*       */
#define NV_POFA_EPI_ROTATION_M_VALUE                                                                     31:0           /* RWIFF */
#define NV_POFA_EPI_ROTATION_M_VALUE_DEFAULT                                                             0x00000000     /* RWI-V */
#define NV_POFA_CVC_CTRL                                                                                 0x00846090     /* RW-4R */
#define NV_POFA_CVC_CTRL_EPI_SEARCH_RANGE_LOG2_MINUS7                                                    9:9            /* RWIUF */
#define NV_POFA_CVC_CTRL_EPI_SEARCH_RANGE_LOG2_MINUS7_DEFAULT                                            0x00000000     /* RWI-V */
#define NV_POFA_CVC_CTRL_PYD_ZERO_HINT                                                                   8:8            /* RWIUF */
#define NV_POFA_CVC_CTRL_PYD_ZERO_HINT_DISABLE                                                           0x00000000     /* RWI-V */
#define NV_POFA_CVC_CTRL_PYD_ZERO_HINT_ENABLE                                                            0x00000001     /* RW--V */
#define NV_POFA_CVC_CTRL_RESERVED                                                                        7:5            /* RWIUF */
#define NV_POFA_CVC_CTRL_RESERVED_DEFAULT                                                                0x00000000     /* RWI-V */
#define NV_POFA_CVC_CTRL_PYD_CONST_COST                                                                  4:0            /* RWIUF */
#define NV_POFA_CVC_CTRL_PYD_CONST_COST_DEFAULT                                                          0x00000000     /* RWI-V */
#define NV_POFA_SGM_CTRL                                                                                 0x00846094     /* RW-4R */
#define NV_POFA_SGM_CTRL_DIAG_PATH                                                                       16:16          /* RWIUF */
#define NV_POFA_SGM_CTRL_DIAG_PATH_DISABLE                                                               0x00000000     /* RWI-V */
#define NV_POFA_SGM_CTRL_DIAG_PATH_ENABLE                                                                0x00000001     /* RW--V */
#define NV_POFA_SGM_CTRL_RESERVED                                                                        15:2           /* RWIUF */
#define NV_POFA_SGM_CTRL_RESERVED_DEFAULT                                                                0x00000000     /* RWI-V */
#define NV_POFA_SGM_CTRL_SUBPIXEL_REFINE                                                                 1:1            /* RWIUF */
#define NV_POFA_SGM_CTRL_SUBPIXEL_REFINE_DISABLE                                                         0x00000000     /* RWI-V */
#define NV_POFA_SGM_CTRL_SUBPIXEL_REFINE_ENABLE                                                          0x00000001     /* RW--V */
#define NV_POFA_SGM_CTRL_COST_OUTPUT                                                                     0:0            /* RWIUF */
#define NV_POFA_SGM_CTRL_COST_OUTPUT_DISABLE                                                             0x00000000     /* RWI-V */
#define NV_POFA_SGM_CTRL_COST_OUTPUT_ENABLE                                                              0x00000001     /* RW--V */
#define NV_POFA_SGM_PENALTY                                                                              0x00846098     /* RW-4R */
#define NV_POFA_SGM_PENALTY_ADAPTIVE_P2                                                                  24:24          /* RWIUF */
#define NV_POFA_SGM_PENALTY_ADAPTIVE_P2_DISABLE                                                          0x00000000     /* RWI-V */
#define NV_POFA_SGM_PENALTY_ADAPTIVE_P2_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_SGM_PENALTY_RESERVED                                                                     23:18          /* RWIUF */
#define NV_POFA_SGM_PENALTY_RESERVED_DEFAULT                                                             0x00000000     /* RWI-V */
#define NV_POFA_SGM_PENALTY_ALPHA_LOG2                                                                   17:16          /* RWIUF */
#define NV_POFA_SGM_PENALTY_ALPHA_LOG2_DEFAULT                                                           0x00000000     /* RWI-V */
#define NV_POFA_SGM_PENALTY_P2                                                                           15:8           /* RWIUF */
#define NV_POFA_SGM_PENALTY_P2_DEFAULT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_SGM_PENALTY_P1                                                                           7:0            /* RWIUF */
#define NV_POFA_SGM_PENALTY_P1_DEFAULT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_CURR_SURFACE_OFFSET                                                                      0x00846100     /* RW-4R */
#define NV_POFA_CURR_SURFACE_OFFSET_OFFSET                                                               31:0           /* RWIUF */
#define NV_POFA_CURR_SURFACE_OFFSET_OFFSET_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_CURR_SURFACE_STRIDE                                                                      0x00846104     /* RW-4R */
#define NV_POFA_CURR_SURFACE_STRIDE_STRIDE                                                               15:0           /* RWIUF */
#define NV_POFA_CURR_SURFACE_STRIDE_STRIDE_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_CURR_SURFACE_FORMAT                                                                      0x00846108     /* RW-4R */
#define NV_POFA_CURR_SURFACE_FORMAT_BL_GOB                                                               2:0            /* RWIUF */
#define NV_POFA_CURR_SURFACE_FORMAT_BL_GOB_2                                                             0x00000000     /* RW--V */
#define NV_POFA_CURR_SURFACE_FORMAT_BL_GOB_4                                                             0x00000001     /* RW--V */
#define NV_POFA_CURR_SURFACE_FORMAT_BL_GOB_8                                                             0x00000002     /* RW--V */
#define NV_POFA_CURR_SURFACE_FORMAT_BL_GOB_16                                                            0x00000003     /* RWI-V */
#define NV_POFA_CURR_SURFACE_FORMAT_BL_GOB_32                                                            0x00000004     /* RW--V */
#define NV_POFA_CURR_SURFACE_BUFFER_SIZE                                                                 0x0084610c     /* RW-4R */
#define NV_POFA_CURR_SURFACE_BUFFER_SIZE_VAL                                                             31:0           /* RWIUF */
#define NV_POFA_CURR_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                     0x00000000     /* RWI-V */
#define NV_POFA_REF_SURFACE_OFFSET                                                                       0x00846110     /* RW-4R */
#define NV_POFA_REF_SURFACE_OFFSET_OFFSET                                                                31:0           /* RWIUF */
#define NV_POFA_REF_SURFACE_OFFSET_OFFSET_DEFAULT                                                        0x00000000     /* RWI-V */
#define NV_POFA_REF_SURFACE_STRIDE                                                                       0x00846114     /* RW-4R */
#define NV_POFA_REF_SURFACE_STRIDE_STRIDE                                                                15:0           /* RWIUF */
#define NV_POFA_REF_SURFACE_STRIDE_STRIDE_DEFAULT                                                        0x00000000     /* RWI-V */
#define NV_POFA_REF_SURFACE_FORMAT                                                                       0x00846118     /* RW-4R */
#define NV_POFA_REF_SURFACE_FORMAT_BL_GOB                                                                2:0            /* RWIUF */
#define NV_POFA_REF_SURFACE_FORMAT_BL_GOB_2                                                              0x00000000     /* RW--V */
#define NV_POFA_REF_SURFACE_FORMAT_BL_GOB_4                                                              0x00000001     /* RW--V */
#define NV_POFA_REF_SURFACE_FORMAT_BL_GOB_8                                                              0x00000002     /* RW--V */
#define NV_POFA_REF_SURFACE_FORMAT_BL_GOB_16                                                             0x00000003     /* RWI-V */
#define NV_POFA_REF_SURFACE_FORMAT_BL_GOB_32                                                             0x00000004     /* RW--V */
#define NV_POFA_REF_SURFACE_BUFFER_SIZE                                                                  0x0084611c     /* RW-4R */
#define NV_POFA_REF_SURFACE_BUFFER_SIZE_VAL                                                              31:0           /* RWIUF */
#define NV_POFA_REF_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                      0x00000000     /* RWI-V */
#define NV_POFA_FLOW_SURFACE_OFFSET                                                                      0x00846120     /* RW-4R */
#define NV_POFA_FLOW_SURFACE_OFFSET_OFFSET                                                               31:0           /* RWIUF */
#define NV_POFA_FLOW_SURFACE_OFFSET_OFFSET_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_FLOW_SURFACE_STRIDE                                                                      0x00846124     /* RW-4R */
#define NV_POFA_FLOW_SURFACE_STRIDE_STRIDE                                                               15:0           /* RWIUF */
#define NV_POFA_FLOW_SURFACE_STRIDE_STRIDE_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_FLOW_SURFACE_FORMAT                                                                      0x00846128     /* RW-4R */
#define NV_POFA_FLOW_SURFACE_FORMAT_BL_GOB                                                               2:0            /* RWIUF */
#define NV_POFA_FLOW_SURFACE_FORMAT_BL_GOB_2                                                             0x00000000     /* RW--V */
#define NV_POFA_FLOW_SURFACE_FORMAT_BL_GOB_4                                                             0x00000001     /* RW--V */
#define NV_POFA_FLOW_SURFACE_FORMAT_BL_GOB_8                                                             0x00000002     /* RW--V */
#define NV_POFA_FLOW_SURFACE_FORMAT_BL_GOB_16                                                            0x00000003     /* RWI-V */
#define NV_POFA_FLOW_SURFACE_FORMAT_BL_GOB_32                                                            0x00000004     /* RW--V */
#define NV_POFA_FLOW_SURFACE_BUFFER_SIZE                                                                 0x0084612c     /* RW-4R */
#define NV_POFA_FLOW_SURFACE_BUFFER_SIZE_VAL                                                             31:0           /* RWIUF */
#define NV_POFA_FLOW_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                     0x00000000     /* RWI-V */
#define NV_POFA_COST_SURFACE_OFFSET                                                                      0x00846130     /* RW-4R */
#define NV_POFA_COST_SURFACE_OFFSET_OFFSET                                                               31:0           /* RWIUF */
#define NV_POFA_COST_SURFACE_OFFSET_OFFSET_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_COST_SURFACE_STRIDE                                                                      0x00846134     /* RW-4R */
#define NV_POFA_COST_SURFACE_STRIDE_STRIDE                                                               15:0           /* RWIUF */
#define NV_POFA_COST_SURFACE_STRIDE_STRIDE_DEFAULT                                                       0x00000000     /* RWI-V */
#define NV_POFA_COST_SURFACE_FORMAT                                                                      0x00846138     /* RW-4R */
#define NV_POFA_COST_SURFACE_FORMAT_BL_GOB                                                               2:0            /* RWIUF */
#define NV_POFA_COST_SURFACE_FORMAT_BL_GOB_2                                                             0x00000000     /* RW--V */
#define NV_POFA_COST_SURFACE_FORMAT_BL_GOB_4                                                             0x00000001     /* RW--V */
#define NV_POFA_COST_SURFACE_FORMAT_BL_GOB_8                                                             0x00000002     /* RW--V */
#define NV_POFA_COST_SURFACE_FORMAT_BL_GOB_16                                                            0x00000003     /* RWI-V */
#define NV_POFA_COST_SURFACE_FORMAT_BL_GOB_32                                                            0x00000004     /* RW--V */
#define NV_POFA_COST_SURFACE_BUFFER_SIZE                                                                 0x0084613c     /* RW-4R */
#define NV_POFA_COST_SURFACE_BUFFER_SIZE_VAL                                                             31:0           /* RWIUF */
#define NV_POFA_COST_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                     0x00000000     /* RWI-V */
#define NV_POFA_SGM_HIST_SURFACE_OFFSET                                                                  0x00846140     /* RW-4R */
#define NV_POFA_SGM_HIST_SURFACE_OFFSET_OFFSET                                                           31:0           /* RWIUF */
#define NV_POFA_SGM_HIST_SURFACE_OFFSET_OFFSET_DEFAULT                                                   0x00000000     /* RWI-V */
#define NV_POFA_SGM_HIST_SURFACE_BUFFER_SIZE                                                             0x00846144     /* RW-4R */
#define NV_POFA_SGM_HIST_SURFACE_BUFFER_SIZE_VAL                                                         31:0           /* RWIUF */
#define NV_POFA_SGM_HIST_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                 0x00000000     /* RWI-V */
#define NV_POFA_SGM_TEMP_SURFACE_OFFSET                                                                  0x00846150     /* RW-4R */
#define NV_POFA_SGM_TEMP_SURFACE_OFFSET_OFFSET                                                           31:0           /* RWIUF */
#define NV_POFA_SGM_TEMP_SURFACE_OFFSET_OFFSET_DEFAULT                                                   0x00000000     /* RWI-V */
#define NV_POFA_SGM_TEMP_SURFACE_BUFFER_SIZE                                                             0x00846154     /* RW-4R */
#define NV_POFA_SGM_TEMP_SURFACE_BUFFER_SIZE_VAL                                                         31:0           /* RWIUF */
#define NV_POFA_SGM_TEMP_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                 0x00000000     /* RWI-V */
#define NV_POFA_PYD_HINT_SURFACE_OFFSET                                                                  0x00846160     /* RW-4R */
#define NV_POFA_PYD_HINT_SURFACE_OFFSET_OFFSET                                                           31:0           /* RWIUF */
#define NV_POFA_PYD_HINT_SURFACE_OFFSET_OFFSET_DEFAULT                                                   0x00000000     /* RWI-V */
#define NV_POFA_PYD_HINT_SURFACE_STRIDE                                                                  0x00846164     /* RW-4R */
#define NV_POFA_PYD_HINT_SURFACE_STRIDE_STRIDE                                                           15:0           /* RWIUF */
#define NV_POFA_PYD_HINT_SURFACE_STRIDE_STRIDE_DEFAULT                                                   0x00000000     /* RWI-V */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT                                                                  0x00846168     /* RW-4R */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT_BL_GOB                                                           2:0            /* RWIUF */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT_BL_GOB_2                                                         0x00000000     /* RW--V */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT_BL_GOB_4                                                         0x00000001     /* RW--V */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT_BL_GOB_8                                                         0x00000002     /* RW--V */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT_BL_GOB_16                                                        0x00000003     /* RWI-V */
#define NV_POFA_PYD_HINT_SURFACE_FORMAT_BL_GOB_32                                                        0x00000004     /* RW--V */
#define NV_POFA_PYD_HINT_SURFACE_BUFFER_SIZE                                                             0x0084616c     /* RW-4R */
#define NV_POFA_PYD_HINT_SURFACE_BUFFER_SIZE_VAL                                                         31:0           /* RWIUF */
#define NV_POFA_PYD_HINT_SURFACE_BUFFER_SIZE_VAL_DEFAULT                                                 0x00000000     /* RWI-V */
#define NV_POFA_OFA_ENGINE_INTEN                                                                         0x00846170     /* RW-4R */
#define NV_POFA_OFA_ENGINE_INTEN_SGMPASS_DONE                                                            0:0            /* RWIUF */
#define NV_POFA_OFA_ENGINE_INTEN_SGMPASS_DONE_DEFAULT                                                    0x00000000     /* RWI-V */
#define NV_POFA_OFA_ENGINE_INTR                                                                          0x00846174     /* RW-4R */
#define NV_POFA_OFA_ENGINE_INTR_SGMPASS_DONE                                                             0:0            /* RWIUF */
#define NV_POFA_OFA_ENGINE_INTR_SGMPASS_DONE_DEFAULT                                                     0x00000000     /* RWI-V */
#define NV_POFA_CG_SLCG                                                                                  0x00846178     /* RW-4R */
#define NV_POFA_CG_SLCG_SGM_CTRL                                                                         0:0            /* RWIVF */
#define NV_POFA_CG_SLCG_SGM_CTRL_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_SGM_CTRL_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_SGM_CTRL__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_SGM_TEMP                                                                         1:1            /* RWIVF */
#define NV_POFA_CG_SLCG_SGM_TEMP_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_SGM_TEMP_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_SGM_TEMP__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_SGM_POST                                                                         2:2            /* RWIVF */
#define NV_POFA_CG_SLCG_SGM_POST_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_SGM_POST_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_SGM_POST__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_RPC_MISC                                                                         3:3            /* RWIVF */
#define NV_POFA_CG_SLCG_RPC_MISC_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_RPC_MISC_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_RPC_MISC__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_RPC_MEM                                                                          4:4            /* RWIVF */
#define NV_POFA_CG_SLCG_RPC_MEM_ENABLED                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_RPC_MEM_DISABLED                                                                 0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_RPC_MEM__PROD                                                                    0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_MISC                                                                         5:5            /* RWIVF */
#define NV_POFA_CG_SLCG_CVC_MISC_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_MISC_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CVC_MISC__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_EPI                                                                          6:6            /* RWIVF */
#define NV_POFA_CG_SLCG_CVC_EPI_ENABLED                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_EPI_DISABLED                                                                 0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CVC_EPI__PROD                                                                    0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_PYD                                                                          7:7            /* RWIVF */
#define NV_POFA_CG_SLCG_CVC_PYD_ENABLED                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_PYD_DISABLED                                                                 0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CVC_PYD__PROD                                                                    0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_RPF                                                                          8:8            /* RWIVF */
#define NV_POFA_CG_SLCG_CVC_RPF_ENABLED                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_RPF_DISABLED                                                                 0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CVC_RPF__PROD                                                                    0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_STR                                                                          9:9            /* RWIVF */
#define NV_POFA_CG_SLCG_CVC_STR_ENABLED                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CVC_STR_DISABLED                                                                 0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CVC_STR__PROD                                                                    0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_MISC                                                                         10:10          /* RWIVF */
#define NV_POFA_CG_SLCG_CPF_MISC_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_MISC_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CPF_MISC__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_CMEM                                                                         11:11          /* RWIVF */
#define NV_POFA_CG_SLCG_CPF_CMEM_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_CMEM_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CPF_CMEM__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_CMISC                                                                        12:12          /* RWIVF */
#define NV_POFA_CG_SLCG_CPF_CMISC_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_CMISC_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CPF_CMISC__PROD                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_HMEM                                                                         13:13          /* RWIVF */
#define NV_POFA_CG_SLCG_CPF_HMEM_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_HMEM_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CPF_HMEM__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_HMISC                                                                        14:14          /* RWIVF */
#define NV_POFA_CG_SLCG_CPF_HMISC_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_CPF_HMISC_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_CPF_HMISC__PROD                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_DMA_ARB                                                                          15:15          /* RWIVF */
#define NV_POFA_CG_SLCG_DMA_ARB_ENABLED                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_DMA_ARB_DISABLED                                                                 0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_DMA_ARB__PROD                                                                    0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_TEMP_DMA                                                                         16:16          /* RWIVF */
#define NV_POFA_CG_SLCG_TEMP_DMA_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_TEMP_DMA_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_TEMP_DMA__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_LINE_DMA                                                                         17:17          /* RWIVF */
#define NV_POFA_CG_SLCG_LINE_DMA_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_LINE_DMA_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_LINE_DMA__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_WIN_WRDMA                                                                        18:18          /* RWIVF */
#define NV_POFA_CG_SLCG_WIN_WRDMA_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_WIN_WRDMA_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_WIN_WRDMA__PROD                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_WIN_RDDMA                                                                        19:19          /* RWIVF */
#define NV_POFA_CG_SLCG_WIN_RDDMA_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_WIN_RDDMA_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_WIN_RDDMA__PROD                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_RPF_MISC                                                                         20:20          /* RWIVF */
#define NV_POFA_CG_SLCG_RPF_MISC_ENABLED                                                                 0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_RPF_MISC_DISABLED                                                                0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_RPF_MISC__PROD                                                                   0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_ALL_UNITS                                                                        21:21          /* RWIVF */
#define NV_POFA_CG_SLCG_ALL_UNITS_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_CG_SLCG_ALL_UNITS_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_CG_SLCG_ALL_UNITS__PROD                                                                  0x00000000     /* RW--V */
#define NV_POFA_BOOT_42                                                                                  0x00846184     /* R--4R */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP                                                                  4:0            /* R-XVF */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_0                                                                0x00000000     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_1                                                                0x00000001     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_2                                                                0x00000002     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_3                                                                0x00000003     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_4                                                                0x00000004     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_5                                                                0x00000005     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_6                                                                0x00000006     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_7                                                                0x00000007     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_8                                                                0x00000008     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_9                                                                0x00000009     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_A                                                                0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_B                                                                0x0000000b     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_C                                                                0x0000000c     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_D                                                                0x0000000d     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_E                                                                0x0000000e     /* R---V */
#define NV_POFA_BOOT_42_DEVICE_ID_STRAP_F                                                                0x0000000f     /* R---V */
#define NV_POFA_BOOT_42_RSVD1                                                                            7:5            /* R-XVF */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION                                                          11:8           /* R-XVF */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_0                                                        0x00000000     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_1                                                        0x00000001     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_2                                                        0x00000002     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_3                                                        0x00000003     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_4                                                        0x00000004     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_5                                                        0x00000005     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_6                                                        0x00000006     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_7                                                        0x00000007     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_8                                                        0x00000008     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_9                                                        0x00000009     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_A                                                        0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_B                                                        0x0000000b     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_C                                                        0x0000000c     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_D                                                        0x0000000d     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_E                                                        0x0000000e     /* R---V */
#define NV_POFA_BOOT_42_MINOR_EXTENDED_REVISION_F                                                        0x0000000f     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION                                                                   15:12          /* R-XVF */
#define NV_POFA_BOOT_42_MINOR_REVISION_1                                                                 0x00000001     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_2                                                                 0x00000002     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_3                                                                 0x00000003     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_4                                                                 0x00000004     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_5                                                                 0x00000005     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_6                                                                 0x00000006     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_7                                                                 0x00000007     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_8                                                                 0x00000008     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_9                                                                 0x00000009     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_10                                                                0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_11                                                                0x0000000b     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_12                                                                0x0000000c     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_13                                                                0x0000000d     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_14                                                                0x0000000e     /* R---V */
#define NV_POFA_BOOT_42_MINOR_REVISION_15                                                                0x0000000f     /* R---V */
#define NV_POFA_BOOT_42_MAJOR_REVISION                                                                   19:16          /* R-XVF */
#define NV_POFA_BOOT_42_MAJOR_REVISION_A                                                                 0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_MAJOR_REVISION_B                                                                 0x0000000b     /* R---V */
#define NV_POFA_BOOT_42_MAJOR_REVISION_C                                                                 0x0000000c     /* R---V */
#define NV_POFA_BOOT_42_MAJOR_REVISION_D                                                                 0x0000000d     /* R---V */
#define NV_POFA_BOOT_42_MAJOR_REVISION_E                                                                 0x0000000e     /* R---V */
#define NV_POFA_BOOT_42_MAJOR_REVISION_F                                                                 0x0000000f     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION                                                                   23:20          /* R-XVF */
#define NV_POFA_BOOT_42_IMPLEMENTATION_0                                                                 0x00000000     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_1                                                                 0x00000001     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_2                                                                 0x00000002     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_3                                                                 0x00000003     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_4                                                                 0x00000004     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_5                                                                 0x00000005     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_6                                                                 0x00000006     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_7                                                                 0x00000007     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_8                                                                 0x00000008     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_9                                                                 0x00000009     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_A                                                                 0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_B                                                                 0x0000000b     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_C                                                                 0x0000000c     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_D                                                                 0x0000000d     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_E                                                                 0x0000000e     /* R---V */
#define NV_POFA_BOOT_42_IMPLEMENTATION_F                                                                 0x0000000f     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE                                                                     28:24          /* R-XVF */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV10                                                                0x00000001     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV20                                                                0x00000002     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV30                                                                0x00000003     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV40                                                                0x00000004     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV50                                                                0x00000005     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV60                                                                0x00000006     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV70                                                                0x00000007     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV80                                                                0x00000008     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_G80                                                                 0x00000008     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV90                                                                0x00000009     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_G90                                                                 0x00000009     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_NV100                                                               0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_G100                                                                0x0000000a     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GF100                                                               0x0000000c     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GF110                                                               0x0000000d     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GK100                                                               0x0000000e     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GK110                                                               0x0000000f     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GK200                                                               0x00000010     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GM000                                                               0x00000011     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GM100                                                               0x00000011     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GM200                                                               0x00000012     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GP100                                                               0x00000013     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GV100                                                               0x00000014     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GV110                                                               0x00000015     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_TU100                                                               0x00000016     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_LR10                                                                0x00000016     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_GA100                                                               0x00000017     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_G000                                                                0x0000001e     /* R---V */
#define NV_POFA_BOOT_42_ARCHITECTURE_AMODEL                                                              0x0000001f     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID                                                                          28:20          /* R-XVF */
#define NV_POFA_BOOT_42_CHIP_ID_G94                                                                      0x00000094     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_G98                                                                      0x00000098     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT200                                                                    0x000000a0     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT206                                                                    0x000000a6     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_IGT206                                                                   0x000000a7     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT212                                                                    0x000000a2     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_IGT209                                                                   0x000000a9     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT214                                                                    0x000000a4     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT215                                                                    0x000000a3     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT216                                                                    0x000000a5     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GT218                                                                    0x000000a8     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF100                                                                    0x000000c0     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF104                                                                    0x000000c4     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF105                                                                    0x000000c5     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF106                                                                    0x000000c3     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF108                                                                    0x000000c1     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF110                                                                    0x000000d0     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF110D                                                                   0x000000c6     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF110F                                                                   0x000000c7     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF112                                                                    0x000000d2     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF114                                                                    0x000000d4     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF116                                                                    0x000000d6     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF117                                                                    0x000000d7     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF118                                                                    0x000000d8     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF119                                                                    0x000000d9     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GF11A                                                                    0x000000ca     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK100                                                                    0x000000e0     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK104                                                                    0x000000e4     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK106                                                                    0x000000e6     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK107                                                                    0x000000e7     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK110                                                                    0x000000f0     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK20A                                                                    0x000000ea     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK207                                                                    0x00000107     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK208                                                                    0x00000108     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GK209                                                                    0x00000109     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM000                                                                    0x00000110     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM107                                                                    0x00000117     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM108                                                                    0x00000118     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM109                                                                    0x00000119     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM20C                                                                    0x0000011c     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM20B                                                                    0x0000012b     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM20D                                                                    0x0000012d     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM104                                                                    0x00000114     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM204                                                                    0x00000124     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM206                                                                    0x00000126     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GM200                                                                    0x00000120     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP000                                                                    0x00000131     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP100                                                                    0x00000130     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP102                                                                    0x00000132     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP104                                                                    0x00000134     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP104V                                                                   0x00000139     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP106                                                                    0x00000136     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP107F                                                                   0x00000133     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP107                                                                    0x00000137     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP108                                                                    0x00000138     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP108V                                                                   0x0000013a     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP10B                                                                    0x0000013b     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GP10D                                                                    0x0000013d     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GV100                                                                    0x00000140     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GV000                                                                    0x00000141     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GV100F                                                                   0x0000014f     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GV10B                                                                    0x0000014b     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GV11B                                                                    0x0000015b     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU100                                                                    0x00000160     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU101                                                                    0x00000160     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_LR10                                                                     0x00000160     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU000                                                                    0x00000161     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU102                                                                    0x00000162     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU104                                                                    0x00000164     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU105                                                                    0x00000165     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU106                                                                    0x00000166     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU107                                                                    0x00000167     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU117                                                                    0x00000167     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_TU116                                                                    0x00000168     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA100                                                                    0x00000170     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA000                                                                    0x00000171     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA101                                                                    0x00000171     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA102                                                                    0x00000172     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA102F                                                                   0x0000017f     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA103                                                                    0x00000173     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA104                                                                    0x00000174     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA106                                                                    0x00000176     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA107                                                                    0x00000177     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_GA114                                                                    0x00000179     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_G000                                                                     0x000001e0     /* R---V */
#define NV_POFA_BOOT_42_CHIP_ID_G000_SOC                                                                 0x000001e1     /* R---V */
#define NV_POFA_BOOT_42_RSVD2                                                                            31:29          /* R-XVF */
#define NV_POFA_OPT_FUSE_UCODE_OFA_REV                                                                   0x00846188     /* R--4R */
#define NV_POFA_OPT_FUSE_UCODE_OFA_REV_ID                                                                3:0            /* R-XVF */
#define NV_POFA_DBG_CRC_INTF_PARTA                                                                       0x00846200     /* RW-4R */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL                                                                   4:0            /* RWIUF */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_CVC2SGM_COST                                                      0x00000000     /* RWI-V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_CVC2SGM_MV                                                        0x00000001     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_CPF2SGM_CUR                                                       0x00000002     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_CPF2SGM_HINT                                                      0x00000003     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_DMA2SGM_LINE                                                      0x00000004     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_DMA2SGM_LINE_M                                                    0x00000005     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_DMA2SGM_TEMP                                                      0x00000006     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_DMA2SGM_WIN                                                       0x00000007     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_SGM2DMA_LINE                                                      0x00000008     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_SGM2DMA_LINE_M                                                    0x00000009     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_SGM2DMA_TEMP                                                      0x0000000a     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_SGM2DMA_WIN                                                       0x0000000b     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_CPF2RPF_HINT                                                      0x0000000c     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTA_SEL_CPF2CVC_DATA                                                      0x0000000d     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB                                                                       0x00846204     /* RW-4R */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL                                                                   4:0            /* RWIUF */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPF2RPC_FETCH                                                     0x00000000     /* RWI-V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_FBIF2EXT_RDAT                                                     0x00000001     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA0                                                     0x00000002     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA1                                                     0x00000003     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA2                                                     0x00000004     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA3                                                     0x00000005     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA4                                                     0x00000006     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA5                                                     0x00000007     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_RPC2CVC_DATA6                                                     0x00000008     /* RW--V */
#define NV_POFA_DBG_CRC_INTF_PARTB_SEL_EXT2FBIF_RWREQ                                                    0x00000009     /* RW--V */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_0                                                                   0x00846208     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_0_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_1                                                                   0x0084620c     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_1_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_2                                                                   0x00846210     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_2_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_3                                                                   0x00846214     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTA_GOLDEN_3_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_0                                                                   0x00846218     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_0_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_1                                                                   0x0084621c     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_1_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_2                                                                   0x00846220     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_2_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_3                                                                   0x00846224     /* RW-4R */
#define NV_POFA_DBG_CRC_PARTB_GOLDEN_3_VAL                                                               31:0           /* RW-UF */
#define NV_POFA_DBG_CRC_COMP_PARTA                                                                       0x00846228     /* R--4R */
#define NV_POFA_DBG_CRC_COMP_PARTA_C0                                                                    0:0            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTA_C1                                                                    1:1            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTA_C2                                                                    2:2            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTA_C3                                                                    3:3            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTB                                                                       0x0084622c     /* R--4R */
#define NV_POFA_DBG_CRC_COMP_PARTB_C0                                                                    0:0            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTB_C1                                                                    1:1            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTB_C2                                                                    2:2            /* R--UF */
#define NV_POFA_DBG_CRC_COMP_PARTB_C3                                                                    3:3            /* R--UF */
#define NV_POFA_DBG_CRC_CONTROL                                                                          0x00846230     /* RW-4R */
#define NV_POFA_DBG_CRC_CONTROL_EN                                                                       0:0            /* RWIUF */
#define NV_POFA_DBG_CRC_CONTROL_EN_DISABLED                                                              0x00000000     /* RWI-V */
#define NV_POFA_DBG_CRC_CONTROL_EN_ENABLED                                                               0x00000001     /* RW--V */
#define NV_POFA_DBG_CPF2RPF_GRID                                                                         0x00846234     /* R--4R */
#define NV_POFA_DBG_CPF2RPF_GRID_X                                                                       12:0           /* R--UF */
#define NV_POFA_DBG_CPF2RPF_GRID_Y                                                                       25:13          /* R--UF */
#define NV_POFA_DBG_SGM_POS                                                                              0x00846238     /* R--4R */
#define NV_POFA_DBG_SGM_POS_X                                                                            12:0           /* R-IUF */
#define NV_POFA_DBG_SGM_POS_X_DEFAULT                                                                    0x00000000     /* R-I-V */
#define NV_POFA_DBG_SGM_POS_Y                                                                            25:13          /* R-IUF */
#define NV_POFA_DBG_SGM_POS_Y_DEFAULT                                                                    0x00000000     /* R-I-V */
#define NV_POFA_DBG_OFA_CNT_CTRL                                                                         0x0084623c     /* RW-4R */
#define NV_POFA_DBG_OFA_CNT_CTRL_EN                                                                      0:0            /* RWIUF */
#define NV_POFA_DBG_OFA_CNT_CTRL_EN_DISABLE                                                              0x00000000     /* RWI-V */
#define NV_POFA_DBG_OFA_CNT_CTRL_EN_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_DBG_ENGINE_HW                                                                            0x00846240     /* R--4R */
#define NV_POFA_DBG_ENGINE_HW_CNT                                                                        31:0           /* R-XVF */
#define NV_POFA_DBG_SGM2DMA_WIN                                                                          0x00846244     /* R--4R */
#define NV_POFA_DBG_SGM2DMA_WIN_CNT                                                                      31:0           /* R-XVF */
#define NV_POFA_DBG_SGM2DMA_TEMP                                                                         0x00846248     /* R--4R */
#define NV_POFA_DBG_SGM2DMA_TEMP_CNT                                                                     31:0           /* R-XVF */
#define NV_POFA_DBG_CVC2SGM_COST                                                                         0x0084624c     /* R--4R */
#define NV_POFA_DBG_CVC2SGM_COST_CNT                                                                     31:0           /* R-XVF */
#define NV_POFA_DBG_CPF2CVC_PIX                                                                          0x00846250     /* R--4R */
#define NV_POFA_DBG_CPF2CVC_PIX_CNT                                                                      31:0           /* R-XVF */
#define NV_POFA_DBG_RPC_MISS                                                                             0x00846254     /* R--4R */
#define NV_POFA_DBG_RPC_MISS_CNT                                                                         31:0           /* R-XVF */
#define NV_POFA_DBG_PARTA                                                                                0x00846258     /* R--4R */
#define NV_POFA_DBG_PARTA_CPF2CVC_DATA_STALLING                                                          0:0            /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2CVC_DATA_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2RPF_HINT_STALLING                                                          1:1            /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2RPF_HINT_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2SGM_CUR_STALLING                                                           2:2            /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2SGM_CUR_STALLING_DEFAULT                                                   0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2SGM_HINT_MV_STALLING                                                       3:3            /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2SGM_HINT_MV_STALLING_DEFAULT                                               0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_MIN_STALLING                                                      4:4            /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_MIN_STALLING_DEFAULT                                              0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_STALLING                                                          5:5            /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_TEMP_STALLING                                                          6:6            /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_TEMP_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_WIN_STALLING                                                           7:7            /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_WIN_STALLING_DEFAULT                                                   0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2FB_RD_STALLING                                                             8:8            /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2FB_RD_STALLING_DEFAULT                                                     0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2FB_WR_STALLING                                                             9:9            /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2FB_WR_STALLING_DEFAULT                                                     0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_MIN_STALLING                                                      10:10          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_MIN_STALLING_DEFAULT                                              0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_STALLING                                                          11:11          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_TEMP_STALLING                                                          12:12          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_TEMP_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_WIN_STALLING                                                           13:13          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_WIN_STALLING_DEFAULT                                                   0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2CVC_DATA_STARVING                                                          14:14          /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2CVC_DATA_STARVING_DEFAULT                                                  0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2RPF_HINT_STARVING                                                          15:15          /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2RPF_HINT_STARVING_DEFAULT                                                  0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2SGM_CUR_STARVING                                                           16:16          /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2SGM_CUR_STARVING_DEFAULT                                                   0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTA_CPF2SGM_HINT_MV_STARVING                                                       17:17          /* R-IUF */
#define NV_POFA_DBG_PARTA_CPF2SGM_HINT_MV_STARVING_DEFAULT                                               0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_MIN_STARVING                                                      18:18          /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_MIN_STARVING_DEFAULT                                              0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_STARVING                                                          19:19          /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_LINE_STARVING_DEFAULT                                                  0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_TEMP_STARVING                                                          20:20          /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_TEMP_STARVING_DEFAULT                                                  0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTA_SGM2DMA_WIN_STARVING                                                           21:21          /* R-IUF */
#define NV_POFA_DBG_PARTA_SGM2DMA_WIN_STARVING_DEFAULT                                                   0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2FB_RD_STARVING                                                             22:22          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2FB_RD_STARVING_DEFAULT                                                     0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2FB_WR_STARVING                                                             23:23          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2FB_WR_STARVING_DEFAULT                                                     0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_MIN_STARVING                                                      24:24          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_MIN_STARVING_DEFAULT                                              0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_STARVING                                                          25:25          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_LINE_STARVING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_TEMP_STARVING                                                          26:26          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_TEMP_STARVING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_DMA2SGM_WIN_STARVING                                                           27:27          /* R-IUF */
#define NV_POFA_DBG_PARTA_DMA2SGM_WIN_STARVING_DEFAULT                                                   0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_COMMAND_START                                                                  28:28          /* R-IUF */
#define NV_POFA_DBG_PARTA_COMMAND_START_DEFAULT                                                          0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTA_OFA_IDLE                                                                       29:29          /* R-IUF */
#define NV_POFA_DBG_PARTA_OFA_IDLE_DEFAULT                                                               0x00000001     /* R-I-V */
#define NV_POFA_DBG_RPC2CVC_PIX                                                                          0x00846300     /* R--4R */
#define NV_POFA_DBG_RPC2CVC_PIX_CNT                                                                      31:0           /* R-XVF */
#define NV_POFA_DBG_PARTB                                                                                0x00846304     /* R--4R */
#define NV_POFA_DBG_PARTB_RPF2RPC_FETCH_STALLING                                                         0:0            /* R-IUF */
#define NV_POFA_DBG_PARTB_RPF2RPC_FETCH_STALLING_DEFAULT                                                 0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTB_CVC2SGM_COST_STALLING                                                          1:1            /* R-IUF */
#define NV_POFA_DBG_PARTB_CVC2SGM_COST_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTB_CVC2SGM_MV_STALLING                                                            2:2            /* R-IUF */
#define NV_POFA_DBG_PARTB_CVC2SGM_MV_STALLING_DEFAULT                                                    0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTB_CVC2RPC_ACK_STALLING                                                           3:3            /* R-IUF */
#define NV_POFA_DBG_PARTB_CVC2RPC_ACK_STALLING_DEFAULT                                                   0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTB_RPC2CVC_DATA_STALLING                                                          4:4            /* R-IUF */
#define NV_POFA_DBG_PARTB_RPC2CVC_DATA_STALLING_DEFAULT                                                  0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTB_EXT2FB_RWREQ_ID_STALLING                                                       5:5            /* R-IUF */
#define NV_POFA_DBG_PARTB_EXT2FB_RWREQ_ID_STALLING_DEFAULT                                               0x00000000     /* R-I-V */
#define NV_POFA_DBG_PARTB_RPF2RPC_FETCH_STARVING                                                         6:6            /* R-IUF */
#define NV_POFA_DBG_PARTB_RPF2RPC_FETCH_STARVING_DEFAULT                                                 0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTB_CVC2SGM_COST_STARVING                                                          7:7            /* R-IUF */
#define NV_POFA_DBG_PARTB_CVC2SGM_COST_STARVING_DEFAULT                                                  0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTB_CVC2SGM_MV_STARVING                                                            8:8            /* R-IUF */
#define NV_POFA_DBG_PARTB_CVC2SGM_MV_STARVING_DEFAULT                                                    0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTB_CVC2RPC_ACK_STARVING                                                           9:9            /* R-IUF */
#define NV_POFA_DBG_PARTB_CVC2RPC_ACK_STARVING_DEFAULT                                                   0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTB_RPC2CVC_DATA_STARVING                                                          10:10          /* R-IUF */
#define NV_POFA_DBG_PARTB_RPC2CVC_DATA_STARVING_DEFAULT                                                  0x00000001     /* R-I-V */
#define NV_POFA_DBG_PARTB_EXT2FB_RWREQ_ID_STARVING                                                       11:11          /* R-IUF */
#define NV_POFA_DBG_PARTB_EXT2FB_RWREQ_ID_STARVING_DEFAULT                                               0x00000001     /* R-I-V */
#define NV_POFA_PMM                                                                                      0x00847000     /* RW-4R */
#define NV_POFA_PMM_SEL0                                                                                 7:0            /* RWIUF */
#define NV_POFA_PMM_SEL0_CPF2CVC_DATA_STALLING                                                           0x00000000     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2CVC_DATA_STALLING_SC                                                        0x00000001     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2RPF_HINT_STALLING                                                           0x00000002     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2RPF_HINT_STALLING_SC                                                        0x00000003     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_CUR_STALLING                                                            0x00000004     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_CUR_STALLING_SC                                                         0x00000005     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_HINT_MV_STALLING                                                        0x00000006     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_HINT_MV_STALLING_SC                                                     0x00000007     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_MIN_STALLING                                                       0x00000008     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_MIN_STALLING_SC                                                    0x00000009     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_STALLING                                                           0x0000000a     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_STALLING_SC                                                        0x0000000b     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_TEMP_STALLING                                                           0x0000000c     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_TEMP_STALLING_SC                                                        0x0000000d     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_WIN_STALLING                                                            0x0000000e     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_WIN_STALLING_SC                                                         0x0000000f     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_RD_STALLING                                                            0x00000010     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_RD_STALLING_SC                                                         0x00000011     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_WR_STALLING                                                            0x00000012     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_WR_STALLING_SC                                                         0x00000013     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_MIN_STALLING                                                       0x00000014     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_MIN_STALLING_SC                                                    0x00000015     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_STALLING                                                           0x00000016     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_STALLING_SC                                                        0x00000017     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_TEMP_STALLING                                                           0x00000018     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_TEMP_STALLING_SC                                                        0x00000019     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_WIN_STALLING                                                            0x0000001a     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_WIN_STALLING_SC                                                         0x0000001b     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2CVC_DATA_STARVING                                                           0x0000001c     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2CVC_DATA_STARVING_SC                                                        0x0000001d     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2RPF_HINT_STARVING                                                           0x0000001e     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2RPF_HINT_STARVING_SC                                                        0x0000001f     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_CUR_STARVING                                                            0x00000020     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_CUR_STARVING_SC                                                         0x00000021     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_HINT_MV_STARVING                                                        0x00000022     /* RW--V */
#define NV_POFA_PMM_SEL0_CPF2SGM_HINT_MV_STARVING_SC                                                     0x00000023     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_MIN_STARVING                                                       0x00000024     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_MIN_STARVING_SC                                                    0x00000025     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_STARVING                                                           0x00000026     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_LINE_STARVING_SC                                                        0x00000027     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_TEMP_STARVING                                                           0x00000028     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_TEMP_STARVING_SC                                                        0x00000029     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_WIN_STARVING                                                            0x0000002a     /* RW--V */
#define NV_POFA_PMM_SEL0_SGM2DMA_WIN_STARVING_SC                                                         0x0000002b     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_RD_STARVING                                                            0x0000002c     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_RD_STARVING_SC                                                         0x0000002d     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_WR_STARVING                                                            0x0000002e     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2FBIF_WR_STARVING_SC                                                         0x0000002f     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_MIN_STARVING                                                       0x00000030     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_MIN_STARVING_SC                                                    0x00000031     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_STARVING                                                           0x00000032     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_LINE_STARVING_SC                                                        0x00000033     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_TEMP_STARVING                                                           0x00000034     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_TEMP_STARVING_SC                                                        0x00000035     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_WIN_STARVING                                                            0x00000036     /* RW--V */
#define NV_POFA_PMM_SEL0_DMA2SGM_WIN_STARVING_SC                                                         0x00000037     /* RW--V */
#define NV_POFA_PMM_SEL0_COMMAND_START                                                                   0x00000038     /* RW--V */
#define NV_POFA_PMM_SEL0_COMMAND_START_SC                                                                0x00000039     /* RW--V */
#define NV_POFA_PMM_SEL0_OFA_IDLE                                                                        0x0000003a     /* RW--V */
#define NV_POFA_PMM_SEL0_OFA_IDLE_SC                                                                     0x0000003b     /* RW--V */
#define NV_POFA_PMM_SEL0_RPF_FETCH_STALLING                                                              0x0000003c     /* RWI-V */
#define NV_POFA_PMM_SEL0_RPF_FETCH_STALLING_SC                                                           0x0000003d     /* RW--V */
#define NV_POFA_PMM_SEL0_RPF_FETCH_STARVING                                                              0x0000003e     /* RW--V */
#define NV_POFA_PMM_SEL0_RPF_FETCH_STARVING_SC                                                           0x0000003f     /* RW--V */
#define NV_POFA_PMM_SEL0_CVC_COST_STALLING                                                               0x00000040     /* RW--V */
#define NV_POFA_PMM_SEL0_CVC_COST_STALLING_SC                                                            0x00000041     /* RW--V */
#define NV_POFA_PMM_SEL0_CVC_COST_STARVING                                                               0x00000042     /* RW--V */
#define NV_POFA_PMM_SEL0_CVC_COST_STARVING_SC                                                            0x00000043     /* RW--V */
#define NV_POFA_PMM_SEL0_STATIC_PATTERN_1_1_GROUP                                                        0x00000044     /* RW--V */
#define NV_POFA_PMM_SEL0_STATIC_PATTERN_0_1_GROUP                                                        0x00000045     /* RW--V */
#define NV_POFA_PMM_SEL0_STATIC_PATTERN_1_1_GROUP_SC                                                     0x00000046     /* RW--V */
#define NV_POFA_PMM_SEL0_STATIC_PATTERN_0_1_GROUP_SC                                                     0x00000047     /* RW--V */
#define NV_POFA_PMM_SEL1                                                                                 15:8           /* RWIUF */
#define NV_POFA_PMM_SEL1_RPF_FETCH_STALLING                                                              0x00000000     /* RWI-V */
#define NV_POFA_PMM_SEL2                                                                                 23:16          /* RWIUF */
#define NV_POFA_PMM_SEL2_RPF_FETCH_STALLING                                                              0x00000000     /* RWI-V */
#define NV_POFA_PMM_SEL3                                                                                 31:24          /* RWIUF */
#define NV_POFA_PMM_SEL3_RPF_FETCH_STALLING                                                              0x00000000     /* RWI-V */
#define NV_POFA_PMM1                                                                                     0x00847004     /* RW-4R */
#define NV_POFA_PMM1_SEL0                                                                                7:0            /* RWIUF */
#define NV_POFA_PMM1_SEL0_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM1_SEL1                                                                                15:8           /* RWIUF */
#define NV_POFA_PMM1_SEL1_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM1_SEL2                                                                                23:16          /* RWIUF */
#define NV_POFA_PMM1_SEL2_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM1_SEL3                                                                                31:24          /* RWIUF */
#define NV_POFA_PMM1_SEL3_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM2                                                                                     0x00847008     /* RW-4R */
#define NV_POFA_PMM2_SEL0                                                                                7:0            /* RWIUF */
#define NV_POFA_PMM2_SEL0_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM2_SEL1                                                                                15:8           /* RWIUF */
#define NV_POFA_PMM2_SEL1_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM2_SEL2                                                                                23:16          /* RWIUF */
#define NV_POFA_PMM2_SEL2_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_PMM2_SEL3                                                                                31:24          /* RWIUF */
#define NV_POFA_PMM2_SEL3_RPF_FETCH_STALLING                                                             0x00000000     /* RWI-V */
#define NV_POFA_CG                                                                                       0x0084617c     /* RWE4R */
#define NV_POFA_CG_IDLE_CG_DLY_CNT                                                                       5:0            /* RWEVF */
#define NV_POFA_CG_IDLE_CG_DLY_CNT_HWINIT                                                                0x00000000     /* RWE-V */
#define NV_POFA_CG_IDLE_CG_DLY_CNT__PROD                                                                 0x00000002     /* RW--V */
#define NV_POFA_CG_IDLE_CG_EN                                                                            6:6            /* RWEVF */
#define NV_POFA_CG_IDLE_CG_EN_ENABLED                                                                    0x00000001     /* RW--V */
#define NV_POFA_CG_IDLE_CG_EN_DISABLED                                                                   0x00000000     /* RWE-V */
#define NV_POFA_CG_IDLE_CG_EN__PROD                                                                      0x00000001     /* RW--V */
#define NV_POFA_CG_STATE_CG_EN                                                                           7:7            /*       */
#define NV_POFA_CG_STATE_CG_EN_ENABLED                                                                   0x00000001     /*       */
#define NV_POFA_CG_STATE_CG_EN_DISABLED                                                                  0x00000000     /*       */
#define NV_POFA_CG_STATE_CG_EN__PROD                                                                     0x00000000     /*       */
#define NV_POFA_CG_STALL_CG_DLY_CNT                                                                      13:8           /*       */
#define NV_POFA_CG_STALL_CG_DLY_CNT_HWINIT                                                               0x00000000     /*       */
#define NV_POFA_CG_STALL_CG_DLY_CNT__PROD                                                                0x00000000     /*       */
#define NV_POFA_CG_STALL_CG_EN                                                                           14:14          /* RWEVF */
#define NV_POFA_CG_STALL_CG_EN_ENABLED                                                                   0x00000001     /* RW--V */
#define NV_POFA_CG_STALL_CG_EN_DISABLED                                                                  0x00000000     /* RWE-V */
#define NV_POFA_CG_STALL_CG_EN__PROD                                                                     0x00000000     /* RW--V */
#define NV_POFA_CG_QUIESCENT_CG_EN                                                                       15:15          /*       */
#define NV_POFA_CG_QUIESCENT_CG_EN_ENABLED                                                               0x00000001     /*       */
#define NV_POFA_CG_QUIESCENT_CG_EN_DISABLED                                                              0x00000000     /*       */
#define NV_POFA_CG_QUIESCENT_CG_EN__PROD                                                                 0x00000000     /*       */
#define NV_POFA_CG_WAKEUP_DLY_CNT                                                                        19:16          /* RWEVF */
#define NV_POFA_CG_WAKEUP_DLY_CNT_HWINIT                                                                 0x00000000     /* RWE-V */
#define NV_POFA_CG_WAKEUP_DLY_CNT__PROD                                                                  0x00000001     /* RW--V */
#define NV_POFA_CG_THROT_CLK_CNT                                                                         23:20          /*       */
#define NV_POFA_CG_THROT_CLK_CNT_FULLSPEED                                                               0x0000000f     /*       */
#define NV_POFA_CG_THROT_CLK_CNT__PROD                                                                   0x00000000     /*       */
#define NV_POFA_CG_DI_DT_SKEW_VAL                                                                        27:24          /*       */
#define NV_POFA_CG_DI_DT_SKEW_VAL_HWINIT                                                                 0x00000000     /*       */
#define NV_POFA_CG_DI_DT_SKEW_VAL__PROD                                                                  0x00000000     /*       */
#define NV_POFA_CG_THROT_CLK_EN                                                                          28:28          /*       */
#define NV_POFA_CG_THROT_CLK_EN_ENABLED                                                                  0x00000001     /*       */
#define NV_POFA_CG_THROT_CLK_EN_DISABLED                                                                 0x00000000     /*       */
#define NV_POFA_CG_THROT_CLK_EN__PROD                                                                    0x00000000     /*       */
#define NV_POFA_CG_THROT_CLK_SW_OVER                                                                     29:29          /*       */
#define NV_POFA_CG_THROT_CLK_SW_OVER_EN                                                                  0x00000001     /*       */
#define NV_POFA_CG_THROT_CLK_SW_OVER_DIS                                                                 0x00000000     /*       */
#define NV_POFA_CG_THROT_CLK_SW_OVER__PROD                                                               0x00000000     /*       */
#define NV_POFA_CG_PAUSE_CG_EN                                                                           30:30          /*       */
#define NV_POFA_CG_PAUSE_CG_EN_ENABLED                                                                   0x00000001     /*       */
#define NV_POFA_CG_PAUSE_CG_EN_DISABLED                                                                  0x00000000     /*       */
#define NV_POFA_CG_PAUSE_CG_EN__PROD                                                                     0x00000000     /*       */
#define NV_POFA_CG_HALT_CG_EN                                                                            31:31          /*       */
#define NV_POFA_CG_HALT_CG_EN_ENABLED                                                                    0x00000001     /*       */
#define NV_POFA_CG_HALT_CG_EN_DISABLED                                                                   0x00000000     /*       */
#define NV_POFA_CG_HALT_CG_EN__PROD                                                                      0x00000000     /*       */
#define NV_POFA_CG1                                                                                      0x00846180     /* RWE4R */
#define NV_POFA_CG1_MONITOR_CG_EN                                                                        0:0            /* RWEVF */
#define NV_POFA_CG1_MONITOR_CG_EN_ENABLED                                                                0x00000001     /* RW--V */
#define NV_POFA_CG1_MONITOR_CG_EN_DISABLED                                                               0x00000000     /* RWE-V */
#define NV_POFA_CG1_MONITOR_CG_EN__PROD                                                                  0x00000000     /* RW--V */
#define NV_POFA_CG1_SLCG                                                                                 1:1            /* RWEVF */
#define NV_POFA_CG1_SLCG_ENABLED                                                                         0x00000000     /* RW--V */
#define NV_POFA_CG1_SLCG_DISABLED                                                                        0x00000001     /* RWE-V */
#define NV_POFA_CG1_SLCG__PROD                                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK                                                              0x00844280     /* RWI4R */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define NV_POFA_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK                                                              0x00844284     /* RWI4R */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define NV_POFA_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK                                                            0x00844288     /* RWI4R */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK                                                               0x0084428c     /* RWI4R */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION                                               3:0            /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                            0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                            0x0000000f     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                        0:0            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                        1:1            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                        2:2            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                        3:3            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                              7:4            /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                       4:4            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                       5:5            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                       6:6            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                       7:7            /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION                                                8:8            /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                               9:9            /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                           10:10          /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                          11:11          /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                 31:12          /* RWIVF */
#define NV_POFA_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                             0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK                                                            0x00844290     /* RWI4R */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK                                                           0x00844294     /* RWI4R */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION                                           3:0            /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                    0:0            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                    1:1            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                    2:2            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                    3:3            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION                                          7:4            /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                   4:4            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                   5:5            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                   6:6            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                   7:7            /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION                                            8:8            /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION                                           9:9            /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                       10:10          /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                      11:11          /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_ENABLE                                             31:12          /* RWIVF */
#define NV_POFA_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                         0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK                                                             0x008440e8     /* RWI4R */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                  "reg_init_val_flip_fuse1" /*       */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                   0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                   0x00080000     /* RW--V */
#define NV_POFA_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK                                                              0x00844298     /* RWI4R */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_INIT                                        0x00000008     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_INIT                                           0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000FFFFF     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK                                                             0x0084429c     /* RWI4R */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define NV_POFA_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK                                                         0x008443d0     /* RWI4R */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK                                            0x008443f0     /* RWI4R */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION                            3:0            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL         0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED             0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED        0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED        0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                     0:0            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                     1:1            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                     2:2            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                     3:3            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION                           7:4            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL        0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED            0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED       0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED       0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                    4:4            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                    5:5            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                    6:6            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                    7:7            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION                             8:8            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION                            9:9            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                        10:10          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                       11:11          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED               0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_ENABLE                              31:12          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK                                            0x008443f4     /* RWI4R */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION                            3:0            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL         0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED             0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED        0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED        0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                     0:0            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                     1:1            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                     2:2            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                     3:3            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION                           7:4            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL        0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED            0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED       0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED       0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                    4:4            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                    5:5            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                    6:6            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                    7:7            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION                             8:8            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION                            9:9            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                        10:10          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                       11:11          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED               0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_ENABLE                              31:12          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK                                            0x008443f8     /* RWI4R */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION                            3:0            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL         0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED             0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED        0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED        0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                     0:0            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                     1:1            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                     2:2            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                     3:3            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION                           7:4            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL        0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED            0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED       0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED       0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                    4:4            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                    5:5            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                    6:6            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                    7:7            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION                             8:8            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION                            9:9            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                        10:10          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                       11:11          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED               0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_ENABLE                              31:12          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK                                            0x008443fc     /* RWI4R */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION                            3:0            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL         0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED             0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED        0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED        0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                     0:0            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                     1:1            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                     2:2            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                     3:3            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE              0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE             0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION                           7:4            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL        0x0000000c     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED            0x0000000c     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED       0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED       0x00000008     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                    4:4            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                    5:5            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                    6:6            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                    7:7            /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE             0x00000001     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE            0x00000000     /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION                             8:8            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION                            9:9            /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                        10:10          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                       11:11          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED               0x00000000     /* RW--V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_ENABLE                              31:12          /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK(i)                                                      (0x008443d8+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK__SIZE_1                                                 2              /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK(i)                                                       (0x0084418c+(i)*16) /* RW-4A */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK__SIZE_1                                                  1              /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK(i)                                                       (0x008442b0+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK__SIZE_1                                                  4              /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK                                                               0x00844190     /* RW-4R */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION                                               3:0            /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                            0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                            0x0000000f     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                        0:0            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                        1:1            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                        2:2            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                        3:3            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION                                              7:4            /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                       4:4            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                       5:5            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                       6:6            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                       7:7            /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION                                                8:8            /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION                                               9:9            /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                           10:10          /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                          11:11          /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                 31:12          /* RWIVF */
#define NV_POFA_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                             0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK                                                           0x00844194     /* RW-4R */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION                                           3:0            /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                    0:0            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                    1:1            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                    2:2            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                    3:3            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION                                          7:4            /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                   4:4            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                   5:5            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                   6:6            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                   7:7            /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION                                            8:8            /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION                                           9:9            /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                       10:10          /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                      11:11          /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE                                             31:12          /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                         0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK                                                              0x00844198     /* RW-4R */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define NV_POFA_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK                                                          0x0084419c     /* RW-4R */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define NV_POFA_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK                                                               0x008441a0     /* RW-4R */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION                                               3:0            /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                            0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                            0x0000000f     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                        0:0            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                        1:1            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                        2:2            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                        3:3            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                              7:4            /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                       4:4            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                       5:5            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                       6:6            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                       7:7            /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION                                                8:8            /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                               9:9            /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                           10:10          /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                          11:11          /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                 31:12          /* RWIVF */
#define NV_POFA_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                             0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK                                                         0x008441a4     /* RW-4R */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK                                                            0x008441a8     /* RW-4R */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL                              "reg_init_val_flip_fuse3" /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0                               0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1                               0x00000008     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                 "reg_init_val_flip_fuse3" /*       */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                  0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                  0x00080000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK                                                            0x008441bc     /* RW-4R */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK                                                         0x008441e0     /* RW-4R */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK                                                         0x008441e4     /* RW-4R */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define NV_POFA_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK                                                               0x008441e8     /* RW-4R */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION                                               3:0            /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                            0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                            0x0000000f     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                        0:0            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                        1:1            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                        2:2            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                        3:3            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION                                              7:4            /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                       4:4            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                       5:5            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                       6:6            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                       7:7            /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION                                                8:8            /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION                                               9:9            /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                           10:10          /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                          11:11          /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                 31:12          /* RWIVF */
#define NV_POFA_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                             0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK                                                                0x008441ec     /* RW-4R */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION                                                3:0            /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                             0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                             0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                            0x00000008     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                         0:0            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                  0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                                 0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                         1:1            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                  0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                                 0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                         2:2            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                  0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                                 0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                         3:3            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                  0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                                 0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                               7:4            /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                            0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                        4:4            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                        5:5            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                        6:6            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                        7:7            /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION                                                 8:8            /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                    0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                                9:9            /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                            10:10          /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                    0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                           11:11          /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                  31:12          /* RWIVF */
#define NV_POFA_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                              0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK                                                            0x008441f0     /* RW-4R */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK                                                              0x008441f4     /* RW-4R */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define NV_POFA_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK                                                          0x008441f8     /* RW-4R */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define NV_POFA_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK                                                             0x008441fc     /* RW-4R */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL                                "reg_init_val_flip_fuse0" /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0                                 0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1                                 0x00000008     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL                               "reg_init_val_flip_fuse0" /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0                                0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1                                0x00000008     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                  "reg_init_val_flip_fuse0" /*       */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                   0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                   0x00080000     /* RW--V */
#define NV_POFA_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK                                                               0x00844220     /* RW-4R */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION                                               3:0            /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL                                  "reg_init_val_flip_fuse4" /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0                                   0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1                                   0x00000008     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                            0x0000000f     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                            0x0000000f     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                        0:0            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                        1:1            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                        2:2            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                        3:3            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                 0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                                0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION                                              7:4            /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL                                 "reg_init_val_flip_fuse4" /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0                                  0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1                                  0x00000008     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                       4:4            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                       5:5            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                       6:6            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                       7:7            /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION                                                8:8            /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION                                               9:9            /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                           10:10          /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                   0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                          11:11          /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                 31:12          /* RWIVF */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                    "reg_init_val_flip_fuse4" /*       */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                     0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                     0x00080000     /* RW--V */
#define NV_POFA_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                             0x000fffff     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK                                                            0x00844224     /* RW-4R */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK                                                            0x0084422c     /* RW-4R */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define NV_POFA_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define NV_POFA_FALCON_IRQSSET                                                                           0x00844000     /* -W-4R */
#define NV_POFA_FALCON_IRQSSET_GPTMR                                                                     0:0            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_GPTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_WDTMR                                                                     1:1            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_WDTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_MTHD                                                                      2:2            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_MTHD_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_CTXSW                                                                     3:3            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_CTXSW_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_HALT                                                                      4:4            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_HALT_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_EXTERR                                                                    5:5            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_EXTERR_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_SWGEN0                                                                    6:6            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_SWGEN0_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_SWGEN1                                                                    7:7            /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_SWGEN1_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSSET_EXT                                                                       15:8           /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ1                                                               8:8            /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ1_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ2                                                               9:9            /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ2_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ3                                                               10:10          /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ3_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ4                                                               11:11          /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ4_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ5                                                               12:12          /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ5_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ6                                                               13:13          /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ6_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ7                                                               14:14          /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ7_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ8                                                               15:15          /*       */
#define NV_POFA_FALCON_IRQSSET_EXT_EXTIRQ8_SET                                                           1              /*       */
#define NV_POFA_FALCON_IRQSSET_DMA                                                                       16:16          /* -WXVF */
#define NV_POFA_FALCON_IRQSSET_DMA_SET                                                                   0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR                                                                           0x00844004     /* -W-4R */
#define NV_POFA_FALCON_IRQSCLR_GPTMR                                                                     0:0            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_GPTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_WDTMR                                                                     1:1            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_WDTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_MTHD                                                                      2:2            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_MTHD_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_CTXSW                                                                     3:3            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_CTXSW_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_HALT                                                                      4:4            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_HALT_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXTERR                                                                    5:5            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXTERR_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_SWGEN0                                                                    6:6            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_SWGEN0_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_SWGEN1                                                                    7:7            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_SWGEN1_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT                                                                       15:8           /*       */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ1                                                               8:8            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ1_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ2                                                               9:9            /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ2_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ3                                                               10:10          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ3_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ4                                                               11:11          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ4_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ5                                                               12:12          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ5_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ6                                                               13:13          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ6_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ7                                                               14:14          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ7_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ8                                                               15:15          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_EXT_EXTIRQ8_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSCLR_DMA                                                                       16:16          /* -WXVF */
#define NV_POFA_FALCON_IRQSCLR_DMA_SET                                                                   0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQSTAT                                                                           0x00844008     /* R--4R */
#define NV_POFA_FALCON_IRQSTAT_GPTMR                                                                     0:0            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_GPTMR_FALSE                                                               0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_GPTMR_TRUE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_WDTMR                                                                     1:1            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_WDTMR_FALSE                                                               0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_WDTMR_TRUE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_MTHD                                                                      2:2            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_MTHD_FALSE                                                                0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_MTHD_TRUE                                                                 0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_CTXSW                                                                     3:3            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_CTXSW_FALSE                                                               0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_CTXSW_TRUE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_HALT                                                                      4:4            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_HALT_FALSE                                                                0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_HALT_TRUE                                                                 0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXTERR                                                                    5:5            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXTERR_FALSE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXTERR_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_SWGEN0                                                                    6:6            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_SWGEN0_FALSE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_SWGEN0_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_SWGEN1                                                                    7:7            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_SWGEN1_FALSE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_SWGEN1_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT                                                                       15:8           /*       */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ1                                                               8:8            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ1_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ1_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ2                                                               9:9            /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ2_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ2_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ3                                                               10:10          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ3_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ3_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ4                                                               11:11          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ4_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ4_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ5                                                               12:12          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ5_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ5_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ6                                                               13:13          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ6_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ6_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ7                                                               14:14          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ7_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ7_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ8                                                               15:15          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ8_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_EXT_EXTIRQ8_FALSE                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQSTAT_DMA                                                                       16:16          /* R-IVF */
#define NV_POFA_FALCON_IRQSTAT_DMA_TRUE                                                                  0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQSTAT_DMA_FALSE                                                                 0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMODE                                                                           0x0084400c     /* RW-4R */
#define NV_POFA_FALCON_IRQMODE__PRIV_LEVEL_MASK                                                          0x00844290 /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_GPTMR                                                                 0:0            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_GPTMR_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_GPTMR_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_GPTMR_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_WDTMR                                                                 1:1            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_WDTMR_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_WDTMR_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_WDTMR_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_MTHD                                                                  2:2            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_MTHD_INIT                                                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_MTHD_FALSE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_MTHD_TRUE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_CTXSW                                                                 3:3            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_CTXSW_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_CTXSW_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_CTXSW_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_HALT                                                                  4:4            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_HALT_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_HALT_FALSE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_HALT_TRUE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_EXTERR                                                                5:5            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_EXTERR_INIT                                                           0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_EXTERR_FALSE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_EXTERR_TRUE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN0                                                                6:6            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN0_INIT                                                           0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN0_FALSE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN0_TRUE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN1                                                                7:7            /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN1_INIT                                                           0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN1_FALSE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_SWGEN1_TRUE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT                                                                   15:8           /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_INIT                                                              0x000000fc     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ1                                                           8:8            /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ1_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ1_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ2                                                           9:9            /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ2_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ2_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ3                                                           10:10          /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ3_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ3_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ4                                                           11:11          /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ4_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ4_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ5                                                           12:12          /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ5_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ5_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ6                                                           13:13          /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ6_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ6_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ7                                                           14:14          /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ7_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ7_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ8                                                           15:15          /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ8_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_EXT_EXTIRQ8_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_IRQMODE_LVL_DMA                                                                   16:16          /* RWIVF */
#define NV_POFA_FALCON_IRQMODE_LVL_DMA_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQMODE_LVL_DMA_TRUE                                                              0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQMODE_LVL_DMA_FALSE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK                                                                         0x008440e0     /* RW-4R */
#define NV_POFA_FALCON_IRQSCMASK__PRIV_LEVEL_MASK                                                        0x008441a4 /*       */
#define NV_POFA_FALCON_IRQSCMASK_GPTMR                                                                   0:0            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_GPTMR_ENABLE                                                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_GPTMR_DISABLE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_WDTMR                                                                   1:1            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_WDTMR_ENABLE                                                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_WDTMR_DISABLE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_MTHD                                                                    2:2            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_MTHD_ENABLE                                                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_MTHD_DISABLE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_CTXSW                                                                   3:3            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_CTXSW_ENABLE                                                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_CTXSW_DISABLE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_HALT                                                                    4:4            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_HALT_ENABLE                                                             0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_HALT_DISABLE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_EXTERR                                                                  5:5            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_EXTERR_ENABLE                                                           0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_EXTERR_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_SWGEN0                                                                  6:6            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_SWGEN0_ENABLE                                                           0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_SWGEN0_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_SWGEN1                                                                  7:7            /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_SWGEN1_ENABLE                                                           0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_SWGEN1_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_EXT                                                                     15:8           /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_EXT_ENABLE                                                              0x000000ff     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_EXT_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ1                                                             8:8            /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ1_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ1_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ2                                                             9:9            /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ2_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ2_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ3                                                             10:10          /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ3_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ3_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ4                                                             11:11          /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ4_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ4_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ5                                                             12:12          /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ5_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ5_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ6                                                             13:13          /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ6_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ6_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ7                                                             14:14          /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ7_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ7_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ8                                                             15:15          /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ8_ENABLE                                                      1              /*       */
#define NV_POFA_FALCON_IRQSCMASK_EXT_EXTIRQ8_DISABLE                                                     0              /*       */
#define NV_POFA_FALCON_IRQSCMASK_DMA                                                                     16:16          /* RWIVF */
#define NV_POFA_FALCON_IRQSCMASK_DMA_ENABLE                                                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_IRQSCMASK_DMA_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL(i)                                                                      (0x008443e0+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_INTR_CTRL__SIZE_1                                                                 2              /*       */
#define NV_POFA_FALCON_INTR_CTRL__PRIV_LEVEL_MASK                                                        NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_INTR_CTRL_VECTOR                                                                  11:0           /* RW-VF */
#define NV_POFA_FALCON_INTR_CTRL_GFID                                                                    25:20          /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_GFID_INIT                                                               0x00000000     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_GSP                                                                     30:30          /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_GSP_ENABLE                                                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_GSP_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_CTRL_CPU                                                                     31:31          /* RWIVF */
#define NV_POFA_FALCON_INTR_CTRL_CPU_ENABLE                                                              0x00000001     /* RWI-V */
#define NV_POFA_FALCON_INTR_CTRL_CPU_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_INTR_RETRIGGER(i)                                                                 (0x008443e8+(i)*4) /* -W-4A */
#define NV_POFA_FALCON_INTR_RETRIGGER__SIZE_1                                                            2              /*       */
#define NV_POFA_FALCON_INTR_RETRIGGER__PRIV_LEVEL_MASK                                                   NV_POFA_FALCON_INTR_CTRL_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_INTR_RETRIGGER_TRIGGER                                                            0:0            /* -W-VF */
#define NV_POFA_FALCON_INTR_RETRIGGER_TRIGGER_TRUE                                                       0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET                                                                           0x00844010     /* -W-4R */
#define NV_POFA_FALCON_IRQMSET__PRIV_LEVEL_MASK                                                          0x00844290 /*       */
#define NV_POFA_FALCON_IRQMSET_GPTMR                                                                     0:0            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_GPTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_WDTMR                                                                     1:1            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_WDTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_MTHD                                                                      2:2            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_MTHD_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_CTXSW                                                                     3:3            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_CTXSW_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_HALT                                                                      4:4            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_HALT_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXTERR                                                                    5:5            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXTERR_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_SWGEN0                                                                    6:6            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_SWGEN0_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_SWGEN1                                                                    7:7            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_SWGEN1_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT                                                                       15:8           /*       */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ1                                                               8:8            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ1_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ2                                                               9:9            /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ2_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ3                                                               10:10          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ3_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ4                                                               11:11          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ4_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ5                                                               12:12          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ5_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ6                                                               13:13          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ6_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ7                                                               14:14          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ7_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ8                                                               15:15          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_EXT_EXTIRQ8_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMSET_DMA                                                                       16:16          /* -WXVF */
#define NV_POFA_FALCON_IRQMSET_DMA_SET                                                                   0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR                                                                           0x00844014     /* -W-4R */
#define NV_POFA_FALCON_IRQMCLR__PRIV_LEVEL_MASK                                                          0x00844290 /*       */
#define NV_POFA_FALCON_IRQMCLR_GPTMR                                                                     0:0            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_GPTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_WDTMR                                                                     1:1            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_WDTMR_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_MTHD                                                                      2:2            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_MTHD_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_CTXSW                                                                     3:3            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_CTXSW_SET                                                                 0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_HALT                                                                      4:4            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_HALT_SET                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXTERR                                                                    5:5            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXTERR_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_SWGEN0                                                                    6:6            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_SWGEN0_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_SWGEN1                                                                    7:7            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_SWGEN1_SET                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT                                                                       15:8           /*       */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ1                                                               8:8            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ1_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ2                                                               9:9            /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ2_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ3                                                               10:10          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ3_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ4                                                               11:11          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ4_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ5                                                               12:12          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ5_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ6                                                               13:13          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ6_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ7                                                               14:14          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ7_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ8                                                               15:15          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_EXT_EXTIRQ8_SET                                                           0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMCLR_DMA                                                                       16:16          /* -WXVF */
#define NV_POFA_FALCON_IRQMCLR_DMA_SET                                                                   0x00000001     /* -W--V */
#define NV_POFA_FALCON_IRQMASK                                                                           0x00844018     /* R--4R */
#define NV_POFA_FALCON_IRQMASK_GPTMR                                                                     0:0            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_GPTMR_DISABLE                                                             0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_GPTMR_ENABLE                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_WDTMR                                                                     1:1            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_WDTMR_DISABLE                                                             0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_WDTMR_ENABLE                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_MTHD                                                                      2:2            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_MTHD_DISABLE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_MTHD_ENABLE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_CTXSW                                                                     3:3            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_CTXSW_DISABLE                                                             0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_CTXSW_ENABLE                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_HALT                                                                      4:4            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_HALT_DISABLE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_HALT_ENABLE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXTERR                                                                    5:5            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXTERR_DISABLE                                                            0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXTERR_ENABLE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_SWGEN0                                                                    6:6            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_SWGEN0_DISABLE                                                            0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_SWGEN0_ENABLE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_SWGEN1                                                                    7:7            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_SWGEN1_DISABLE                                                            0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_SWGEN1_ENABLE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT                                                                       15:8           /*       */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ1                                                               8:8            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ1_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ1_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ2                                                               9:9            /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ2_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ2_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ3                                                               10:10          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ3_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ3_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ4                                                               11:11          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ4_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ4_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ5                                                               12:12          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ5_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ5_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ6                                                               13:13          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ6_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ6_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ7                                                               14:14          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ7_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ7_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ8                                                               15:15          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ8_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_EXT_EXTIRQ8_DISABLE                                                       0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQMASK_DMA                                                                       16:16          /* R-IVF */
#define NV_POFA_FALCON_IRQMASK_DMA_ENABLE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_IRQMASK_DMA_DISABLE                                                               0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IRQDEST                                                                           0x0084401c     /* RW-4R */
#define NV_POFA_FALCON_IRQDEST__PRIV_LEVEL_MASK                                                          0x00844290 /*       */
#define NV_POFA_FALCON_IRQDEST_HOST_GPTMR                                                                0:0            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_GPTMR_INIT                                                           0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_GPTMR_FALCON                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_GPTMR_HOST                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_WDTMR                                                                1:1            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_WDTMR_INIT                                                           0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_WDTMR_FALCON                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_WDTMR_HOST                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_MTHD                                                                 2:2            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_MTHD_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_MTHD_FALCON                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_MTHD_HOST                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_CTXSW                                                                3:3            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_CTXSW_INIT                                                           0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_CTXSW_FALCON                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_CTXSW_HOST                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_HALT                                                                 4:4            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_HALT_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_HALT_FALCON                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_HALT_HOST                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXTERR                                                               5:5            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXTERR_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXTERR_FALCON                                                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXTERR_HOST                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN0                                                               6:6            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN0_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN0_FALCON                                                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN0_HOST                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN1                                                               7:7            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN1_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN1_FALCON                                                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_SWGEN1_HOST                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT                                                                  15:8           /*       */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ1                                                          8:8            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ1_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ1_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ2                                                          9:9            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ2_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ2_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ3                                                          10:10          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ3_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ3_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ4                                                          11:11          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ4_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ4_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ5                                                          12:12          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ5_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ5_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ6                                                          13:13          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ6_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ6_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ7                                                          14:14          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ7_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ7_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ8                                                          15:15          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ8_HOST                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_HOST_EXT_EXTIRQ8_FALCON                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_GPTMR                                                              16:16          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_GPTMR_INIT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ0                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ1                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_GPTMR_HOST_NORMAL                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_GPTMR_HOST_NONSTALL                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_WDTMR                                                              17:17          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_WDTMR_INIT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ0                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ1                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_WDTMR_HOST_NORMAL                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_WDTMR_HOST_NONSTALL                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_MTHD                                                               18:18          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_MTHD_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ0                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ1                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_MTHD_HOST_NORMAL                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_MTHD_HOST_NONSTALL                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_CTXSW                                                              19:19          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_CTXSW_INIT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ0                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ1                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_CTXSW_HOST_NORMAL                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_CTXSW_HOST_NONSTALL                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_HALT                                                               20:20          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_HALT_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ0                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ1                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_HALT_HOST_NORMAL                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_HALT_HOST_NONSTALL                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXTERR                                                             21:21          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXTERR_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ0                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ1                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXTERR_HOST_NORMAL                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXTERR_HOST_NONSTALL                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN0                                                             22:22          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN0_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ0                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ1                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NORMAL                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NONSTALL                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN1                                                             23:23          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN1_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ0                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ1                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NORMAL                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NONSTALL                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT                                                                31:24          /*       */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1                                                        24:24          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2                                                        25:25          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3                                                        26:26          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4                                                        27:27          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5                                                        28:28          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6                                                        29:29          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7                                                        30:30          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8                                                        31:31          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_FALCON_IRQ0                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_FALCON_IRQ1                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_HOST_NORMAL                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_HOST_NONSTALL                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST2                                                                          0x0084403c     /* RW-4R */
#define NV_POFA_FALCON_IRQDEST2__PRIV_LEVEL_MASK                                                         0x00844290 /*       */
#define NV_POFA_FALCON_IRQDEST2_HOST_DMA                                                                 0:0            /* RWIVF */
#define NV_POFA_FALCON_IRQDEST2_HOST_DMA_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST2_HOST_DMA_FALCON                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST2_HOST_DMA_HOST                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST2_TARGET_DMA                                                               16:16          /* RWIVF */
#define NV_POFA_FALCON_IRQDEST2_TARGET_DMA_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IRQDEST2_TARGET_DMA_FALCON_IRQ0                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST2_TARGET_DMA_FALCON_IRQ1                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_IRQDEST2_TARGET_DMA_HOST_NORMAL                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_IRQDEST2_TARGET_DMA_HOST_NONSTALL                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_GPTMRINT                                                                          0x00844020     /* RW-4R */
#define NV_POFA_FALCON_GPTMRINT__PRIV_LEVEL_MASK                                                         0x008441a0 /*       */
#define NV_POFA_FALCON_GPTMRINT_VAL                                                                      31:0           /* RWIVF */
#define NV_POFA_FALCON_GPTMRINT_VAL_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_GPTMRVAL                                                                          0x00844024     /* RW-4R */
#define NV_POFA_FALCON_GPTMRVAL__PRIV_LEVEL_MASK                                                         0x008441a0 /*       */
#define NV_POFA_FALCON_GPTMRVAL_VAL                                                                      31:0           /* RWIVF */
#define NV_POFA_FALCON_GPTMRVAL_VAL_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_GPTMRCTL                                                                          0x00844028     /* RW-4R */
#define NV_POFA_FALCON_GPTMRCTL__PRIV_LEVEL_MASK                                                         0x008441a0 /*       */
#define NV_POFA_FALCON_GPTMRCTL_GPTMREN                                                                  0:0            /* RWIVF */
#define NV_POFA_FALCON_GPTMRCTL_GPTMREN_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_GPTMRCTL_GPTMREN_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_GPTMRCTL_GPTMREN_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_GPTMRCTL_GPTMR_SRC_MODE                                                           1:1            /* RWIVF */
#define NV_POFA_FALCON_GPTMRCTL_GPTMR_SRC_MODE_INIT                                                      0x00000000     /* RWI-V */
#define NV_POFA_FALCON_GPTMRCTL_GPTMR_SRC_MODE_ENGCLK                                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_GPTMRCTL_GPTMR_SRC_MODE_PTIMER                                                    0x00000001     /* RW--V */
#define NV_POFA_FALCON_PTIMER0                                                                           0x0084402c     /* R--4R */
#define NV_POFA_FALCON_PTIMER0__PRIV_LEVEL_MASK                                                          0x008441bc /*       */
#define NV_POFA_FALCON_PTIMER0_VAL                                                                       31:0           /* R--VF */
#define NV_POFA_FALCON_PTIMER1                                                                           0x00844030     /* R--4R */
#define NV_POFA_FALCON_PTIMER1__PRIV_LEVEL_MASK                                                          0x008441bc /*       */
#define NV_POFA_FALCON_PTIMER1_VAL                                                                       31:0           /* R--VF */
#define NV_POFA_FALCON_WDTMRVAL                                                                          0x00844034     /* RW-4R */
#define NV_POFA_FALCON_WDTMRVAL__PRIV_LEVEL_MASK                                                         0x0084429c /*       */
#define NV_POFA_FALCON_WDTMRVAL_VAL                                                                      31:0           /* RWIVF */
#define NV_POFA_FALCON_WDTMRVAL_VAL_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_WDTMRCTL                                                                          0x00844038     /* RW-4R */
#define NV_POFA_FALCON_WDTMRCTL__PRIV_LEVEL_MASK                                                         0x0084429c /*       */
#define NV_POFA_FALCON_WDTMRCTL_WDTMREN                                                                  0:0            /* RWIVF */
#define NV_POFA_FALCON_WDTMRCTL_WDTMREN_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_WDTMRCTL_WDTMREN_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMRCTL_WDTMREN_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_WDTMRCTL_WDTMR_SRC_MODE                                                           1:1            /* RWIVF */
#define NV_POFA_FALCON_WDTMRCTL_WDTMR_SRC_MODE_INIT                                                      0x00000000     /* RWI-V */
#define NV_POFA_FALCON_WDTMRCTL_WDTMR_SRC_MODE_ENGCLK                                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_WDTMRCTL_WDTMR_SRC_MODE_PTIMER                                                    0x00000001     /* RW--V */
#define NV_POFA_FALCON_MTHDDATA                                                                          0x00844064     /* R--4R */
#define NV_POFA_FALCON_MTHDDATA__PRIV_LEVEL_MASK                                                         0x00844294 /*       */
#define NV_POFA_FALCON_MTHDDATA_DATA                                                                     31:0           /* R-XVF */
#define NV_POFA_FALCON_MTHDID                                                                            0x00844068     /* RW-4R */
#define NV_POFA_FALCON_MTHDID__PRIV_LEVEL_MASK                                                           0x00844294 /*       */
#define NV_POFA_FALCON_MTHDID_ID                                                                         11:0           /* RWXVF */
#define NV_POFA_FALCON_MTHDID_SUBCH                                                                      14:12          /* RWXVF */
#define NV_POFA_FALCON_MTHDID_PRIV                                                                       15:15          /* RWXVF */
#define NV_POFA_FALCON_MTHDID_PRIV_DISABLE                                                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_MTHDID_PRIV_ENABLE                                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_MTHDID_WPEND                                                                      16:16          /* R-XVF */
#define NV_POFA_FALCON_MTHDID_WPEND_DONE                                                                 0x00000000     /* R---V */
#define NV_POFA_FALCON_MTHDID_WPEND_PENDING                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_MTHDWDAT                                                                          0x0084406c     /* RW-4R */
#define NV_POFA_FALCON_MTHDWDAT__PRIV_LEVEL_MASK                                                         0x00844294 /*       */
#define NV_POFA_FALCON_MTHDWDAT_DATA                                                                     31:0           /* RWXVF */
#define NV_POFA_FALCON_MTHDCOUNT                                                                         0x00844070     /* R--4R */
#define NV_POFA_FALCON_MTHDCOUNT__PRIV_LEVEL_MASK                                                        0x00844294 /*       */
#define NV_POFA_FALCON_MTHDCOUNT_COUNT                                                                   15:0           /* R-IVF */
#define NV_POFA_FALCON_MTHDCOUNT_COUNT_INIT                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_MTHDPOP                                                                           0x00844074     /* -W-4R */
#define NV_POFA_FALCON_MTHDPOP__PRIV_LEVEL_MASK                                                          0x00844294 /*       */
#define NV_POFA_FALCON_MTHDPOP_POP                                                                       0:0            /* -WXVF */
#define NV_POFA_FALCON_MTHDPOP_POP_TRUE                                                                  0x00000001     /* -W--V */
#define NV_POFA_FALCON_MTHDPOP_POP_FALSE                                                                 0x00000000     /* -W--V */
#define NV_POFA_FALCON_MTHDRAMSZ                                                                         0x00844078     /* RW-4R */
#define NV_POFA_FALCON_MTHDRAMSZ__PRIV_LEVEL_MASK                                                        0x00844294 /*       */
#define NV_POFA_FALCON_MTHDRAMSZ_RAMSZ                                                                   15:0           /* RWIVF */
#define NV_POFA_FALCON_MTHDRAMSZ_RAMSZ_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CURCTX                                                                            0x00844050     /* RW-4R */
#define NV_POFA_FALCON_CURCTX__PRIV_LEVEL_MASK                                                           0x00844294 /*       */
#define NV_POFA_FALCON_CURCTX_CTXVLD                                                                     30:30          /* RWIVF */
#define NV_POFA_FALCON_CURCTX_CTXVLD_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CURCTX_CTXVLD_FALSE                                                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_CURCTX_CTXVLD_TRUE                                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_CURCTX_CTXTGT                                                                     29:28          /* RWIVF */
#define NV_POFA_FALCON_CURCTX_CTXTGT_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CURCTX_CTXTGT_LOCAL_FB                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_CURCTX_CTXTGT_COHERENT_SYSMEM                                                     0x00000002     /* RW--V */
#define NV_POFA_FALCON_CURCTX_CTXTGT_NONCOHERENT_SYSMEM                                                  0x00000003     /* RW--V */
#define NV_POFA_FALCON_CURCTX_CTXPTR                                                                     27:0           /* RWIVF */
#define NV_POFA_FALCON_CURCTX_CTXPTR_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_NXTCTX                                                                            0x00844054     /* RW-4R */
#define NV_POFA_FALCON_NXTCTX__PRIV_LEVEL_MASK                                                           0x00844294 /*       */
#define NV_POFA_FALCON_NXTCTX_CTXVLD                                                                     30:30          /* RWIVF */
#define NV_POFA_FALCON_NXTCTX_CTXVLD_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_NXTCTX_CTXVLD_FALSE                                                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_NXTCTX_CTXVLD_TRUE                                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_NXTCTX_CTXTGT                                                                     29:28          /* RWIVF */
#define NV_POFA_FALCON_NXTCTX_CTXTGT_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_NXTCTX_CTXTGT_LOCAL_FB                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_NXTCTX_CTXTGT_COHERENT_SYSMEM                                                     0x00000002     /* RW--V */
#define NV_POFA_FALCON_NXTCTX_CTXTGT_NONCOHERENT_SYSMEM                                                  0x00000003     /* RW--V */
#define NV_POFA_FALCON_NXTCTX_CTXPTR                                                                     27:0           /* RWIVF */
#define NV_POFA_FALCON_NXTCTX_CTXPTR_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CTXACK                                                                            0x00844058     /* -W-4R */
#define NV_POFA_FALCON_CTXACK__PRIV_LEVEL_MASK                                                           0x00844294 /*       */
#define NV_POFA_FALCON_CTXACK_SAVE_ACK                                                                   0:0            /* -WXVF */
#define NV_POFA_FALCON_CTXACK_SAVE_ACK_SET                                                               0x00000001     /* -W--V */
#define NV_POFA_FALCON_CTXACK_SAVE_ACK_CLEAR                                                             0x00000000     /* -W--V */
#define NV_POFA_FALCON_CTXACK_REST_ACK                                                                   1:1            /* -WXVF */
#define NV_POFA_FALCON_CTXACK_REST_ACK_SET                                                               0x00000001     /* -W--V */
#define NV_POFA_FALCON_CTXACK_REST_ACK_CLEAR                                                             0x00000000     /* -W--V */
#define NV_POFA_FALCON_CURCTX2                                                                           0x008443c8     /* RW-4R */
#define NV_POFA_FALCON_CURCTX2__PRIV_LEVEL_MASK                                                          0x00844294 /*       */
#define NV_POFA_FALCON_CURCTX2_CTXGFID                                                                   5:0            /* RWIVF */
#define NV_POFA_FALCON_CURCTX2_CTXGFID_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_NXTCTX2                                                                           0x008443cc     /* RW-4R */
#define NV_POFA_FALCON_NXTCTX2__PRIV_LEVEL_MASK                                                          0x00844294 /*       */
#define NV_POFA_FALCON_NXTCTX2_CTXGFID                                                                   5:0            /* RWIVF */
#define NV_POFA_FALCON_NXTCTX2_CTXGFID_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_MAILBOX0                                                                          0x00844040     /* RW-4R */
#define NV_POFA_FALCON_MAILBOX0_DATA                                                                     31:0           /* RWIVF */
#define NV_POFA_FALCON_MAILBOX0_DATA_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_MAILBOX1                                                                          0x00844044     /* RW-4R */
#define NV_POFA_FALCON_MAILBOX1_DATA                                                                     31:0           /* RWIVF */
#define NV_POFA_FALCON_MAILBOX1_DATA_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ITFEN                                                                             0x00844048     /* RW-4R */
#define NV_POFA_FALCON_ITFEN__PRIV_LEVEL_MASK                                                            0x00844294 /*       */
#define NV_POFA_FALCON_ITFEN_CTXEN                                                                       0:0            /* RWIVF */
#define NV_POFA_FALCON_ITFEN_CTXEN_INIT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ITFEN_CTXEN_DISABLE                                                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_ITFEN_CTXEN_ENABLE                                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_ITFEN_MTHDEN                                                                      1:1            /* RWIVF */
#define NV_POFA_FALCON_ITFEN_MTHDEN_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ITFEN_MTHDEN_DISABLE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_ITFEN_MTHDEN_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_ITFEN_PRIV_POSTWR                                                                 2:2            /* RWIVF */
#define NV_POFA_FALCON_ITFEN_PRIV_POSTWR_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ITFEN_PRIV_POSTWR_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_ITFEN_PRIV_POSTWR_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_ITFEN_CTXSW_NACK                                                                  8:8            /* RWIVF */
#define NV_POFA_FALCON_ITFEN_CTXSW_NACK_TRUE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_ITFEN_CTXSW_NACK_FALSE                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ITFEN_HIRQ_NONSTALL_EDGE                                                          12:12          /* R-IVF */
#define NV_POFA_FALCON_ITFEN_HIRQ_NONSTALL_EDGE_FALSE                                                    0x00000000     /* R-I-V */
#define NV_POFA_FALCON_ITFEN_HIRQ_NONSTALL_EDGE_TRUE                                                     0x00000001     /* R---V */
#define NV_POFA_FALCON_IDLESTATE                                                                         0x0084404c     /* RW-4R */
#define NV_POFA_FALCON_IDLESTATE__PRIV_LEVEL_MASK                                                        0x008441e0 /*       */
#define NV_POFA_FALCON_IDLESTATE_FALCON_BUSY                                                             0:0            /* R--VF */
#define NV_POFA_FALCON_IDLESTATE_FALCON_BUSY_FALSE                                                       0x00000000     /* R---V */
#define NV_POFA_FALCON_IDLESTATE_FALCON_BUSY_TRUE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_IDLESTATE_EXT_BUSY                                                                15:1           /* R--VF */
#define NV_POFA_FALCON_IDLESTATE_ENGINE_BUSY_CYA                                                         17:16          /* RWIVF */
#define NV_POFA_FALCON_IDLESTATE_ENGINE_BUSY_CYA_HW                                                      0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IDLESTATE_ENGINE_BUSY_CYA_RESERVED                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_ENGINE_BUSY_CYA_SW_BUSY                                                 0x00000002     /* RW--V */
#define NV_POFA_FALCON_IDLESTATE_ENGINE_BUSY_CYA_SW_IDLE                                                 0x00000003     /* RW--V */
#define NV_POFA_FALCON_FHSTATE                                                                           0x0084405c     /* R--4R */
#define NV_POFA_FALCON_FHSTATE__PRIV_LEVEL_MASK                                                          0x008441e4 /*       */
#define NV_POFA_FALCON_FHSTATE_FALCON_HALTED                                                             0:0            /* R--VF */
#define NV_POFA_FALCON_FHSTATE_FALCON_HALTED_FALSE                                                       0x00000000     /* R---V */
#define NV_POFA_FALCON_FHSTATE_FALCON_HALTED_TRUE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_FHSTATE_EXT_HALTED                                                                15:1           /* R--VF */
#define NV_POFA_FALCON_FHSTATE_ENGINE_FAULTED                                                            16:16          /* R--VF */
#define NV_POFA_FALCON_FHSTATE_ENGINE_FAULTED_FALSE                                                      0x00000000     /* R---V */
#define NV_POFA_FALCON_FHSTATE_ENGINE_FAULTED_TRUE                                                       0x00000001     /* R---V */
#define NV_POFA_FALCON_FHSTATE_STALL_REQ                                                                 17:17          /* R--VF */
#define NV_POFA_FALCON_FHSTATE_STALL_REQ_FALSE                                                           0x00000000     /* R---V */
#define NV_POFA_FALCON_FHSTATE_STALL_REQ_TRUE                                                            0x00000001     /* R---V */
#define NV_POFA_FALCON_PRIVSTATE                                                                         0x00844060     /* RW-4R */
#define NV_POFA_FALCON_PRIVSTATE__PRIV_LEVEL_MASK                                                        0x008443d0 /*       */
#define NV_POFA_FALCON_PRIVSTATE_PRIV                                                                    0:0            /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_INIT                                                               0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_DISABLE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_PRIV_ENABLE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_VPR_FORCE_STICKY                                                        1:1            /* RWIVF */
#define NV_POFA_FALCON_PRIVSTATE_VPR_FORCE_STICKY_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PRIVSTATE_VPR_FORCE_STICKY_DISABLE                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_PRIVSTATE_VPR_FORCE_STICKY_ENABLE                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_SFTRESET                                                                          0x0084407c     /* RW-4R */
#define NV_POFA_FALCON_SFTRESET__PRIV_LEVEL_MASK                                                         0x0084428c /*       */
#define NV_POFA_FALCON_SFTRESET_EXT                                                                      0:0            /* RWXVF */
#define NV_POFA_FALCON_SFTRESET_EXT_TRUE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_SFTRESET_EXT_FALSE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENGCTL                                                                            0x008440a4     /* RW-4R */
#define NV_POFA_FALCON_ENGCTL_INV_CONTEXT                                                                0:0            /* RWXVF */
#define NV_POFA_FALCON_ENGCTL_INV_CONTEXT_TRUE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_INV_CONTEXT_FALSE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_SET_STALLREQ                                                               1:1            /* RWXVF */
#define NV_POFA_FALCON_ENGCTL_SET_STALLREQ_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_SET_STALLREQ_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_CLR_STALLREQ                                                               2:2            /* RWXVF */
#define NV_POFA_FALCON_ENGCTL_CLR_STALLREQ_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_CLR_STALLREQ_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_SWITCH_CONTEXT                                                             3:3            /* RWXVF */
#define NV_POFA_FALCON_ENGCTL_SWITCH_CONTEXT_TRUE                                                        0x00000001     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_SWITCH_CONTEXT_FALSE                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_ENGCTL_STALLREQ                                                                   8:8            /* R-XVF */
#define NV_POFA_FALCON_ENGCTL_STALLREQ_TRUE                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_ENGCTL_STALLREQ_FALSE                                                             0x00000000     /* R---V */
#define NV_POFA_FALCON_ENGCTL_STALLACK                                                                   9:9            /* R-XVF */
#define NV_POFA_FALCON_ENGCTL_STALLACK_TRUE                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_ENGCTL_STALLACK_FALSE                                                             0x00000000     /* R---V */
#define NV_POFA_FALCON_ADDR                                                                              0x008440ac     /* RW-4R */
#define NV_POFA_FALCON_ADDR__PRIV_LEVEL_MASK                                                             0x0084428c /*       */
#define NV_POFA_FALCON_ADDR_LSB                                                                          5:0            /* RWIVF */
#define NV_POFA_FALCON_ADDR_LSB_INIT                                                                     0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ADDR_MSB                                                                          11:6           /* RWIVF */
#define NV_POFA_FALCON_ADDR_MSB_INIT                                                                     0x00000000     /* RWI-V */
#define NV_POFA_FALCON_ADDR_EXT                                                                          11:0           /*       */
#define NV_POFA_FALCON_DMACTL                                                                            0x0084410c     /* RW-4R */
#define NV_POFA_FALCON_DMACTL__PRIV_LEVEL_MASK                                                           0x0084428c /*       */
#define NV_POFA_FALCON_DMACTL_REQUIRE_CTX                                                                0:0            /* RWIVF */
#define NV_POFA_FALCON_DMACTL_REQUIRE_CTX_INIT                                                           0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMACTL_REQUIRE_CTX_TRUE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMACTL_REQUIRE_CTX_FALSE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMACTL_DMEM_SCRUBBING                                                             1:1            /* R--VF */
#define NV_POFA_FALCON_DMACTL_DMEM_SCRUBBING_PENDING                                                     0x00000001     /* R---V */
#define NV_POFA_FALCON_DMACTL_DMEM_SCRUBBING_DONE                                                        0x00000000     /* R---V */
#define NV_POFA_FALCON_DMACTL_IMEM_SCRUBBING                                                             2:2            /* R--VF */
#define NV_POFA_FALCON_DMACTL_IMEM_SCRUBBING_PENDING                                                     0x00000001     /* R---V */
#define NV_POFA_FALCON_DMACTL_IMEM_SCRUBBING_DONE                                                        0x00000000     /* R---V */
#define NV_POFA_FALCON_DMACTL_DMAQ_NUM                                                                   20:16          /* R--VF */
#define NV_POFA_FALCON_DMATRFBASE                                                                        0x00844110     /* RW-4R */
#define NV_POFA_FALCON_DMATRFBASE__PRIV_LEVEL_MASK                                                       0x00844190 /*       */
#define NV_POFA_FALCON_DMATRFBASE_BASE                                                                   31:0           /* RWIVF */
#define NV_POFA_FALCON_DMATRFBASE_BASE_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMATRFMOFFS                                                                       0x00844114     /* RW-4R */
#define NV_POFA_FALCON_DMATRFMOFFS__PRIV_LEVEL_MASK                                                      0x00844190 /*       */
#define NV_POFA_FALCON_DMATRFMOFFS_OFFS                                                                  23:0           /* RWIVF */
#define NV_POFA_FALCON_DMATRFMOFFS_OFFS_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMATRFCMD                                                                         0x00844118     /* RW-4R */
#define NV_POFA_FALCON_DMATRFCMD__PRIV_LEVEL_MASK                                                        0x00844190 /*       */
#define NV_POFA_FALCON_DMATRFCMD_FULL                                                                    0:0            /* R-XVF */
#define NV_POFA_FALCON_DMATRFCMD_FULL_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_DMATRFCMD_FULL_FALSE                                                              0x00000000     /* R---V */
#define NV_POFA_FALCON_DMATRFCMD_IDLE                                                                    1:1            /* R-XVF */
#define NV_POFA_FALCON_DMATRFCMD_IDLE_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_DMATRFCMD_IDLE_FALSE                                                              0x00000000     /* R---V */
#define NV_POFA_FALCON_DMATRFCMD_IMEM                                                                    4:4            /* RWXVF */
#define NV_POFA_FALCON_DMATRFCMD_IMEM_TRUE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_IMEM_FALSE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_WRITE                                                                   5:5            /* RWXVF */
#define NV_POFA_FALCON_DMATRFCMD_WRITE_TRUE                                                              0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_WRITE_FALSE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_NOTIFY                                                                  6:6            /* RWXVF */
#define NV_POFA_FALCON_DMATRFCMD_NOTIFY_TRUE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_NOTIFY_FALSE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE                                                                    10:8           /* RWXVF */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_4B                                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_8B                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_16B                                                                0x00000002     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_32B                                                                0x00000003     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_64B                                                                0x00000004     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_128B                                                               0x00000005     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SIZE_256B                                                               0x00000006     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_CTXDMA                                                                  14:12          /* RWXVF */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMTAG                                                               16:16          /* RWIVF */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMTAG_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMTAG_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMTAG_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_ERROR                                                                   20:20          /* R-IVF */
#define NV_POFA_FALCON_DMATRFCMD_ERROR_TRUE                                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_DMATRFCMD_ERROR_FALSE                                                             0x00000000     /* R-I-V */
#define NV_POFA_FALCON_DMATRFCMD_LVL                                                                     26:24          /* RWXVF */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMLVL                                                               27:27          /* RWIVF */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMLVL_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMLVL_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMATRFCMD_SET_DMLVL_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMATRFFBOFFS                                                                      0x0084411c     /* RW-4R */
#define NV_POFA_FALCON_DMATRFFBOFFS__PRIV_LEVEL_MASK                                                     0x00844190 /*       */
#define NV_POFA_FALCON_DMATRFFBOFFS_OFFS                                                                 31:0           /* RWIVF */
#define NV_POFA_FALCON_DMATRFFBOFFS_OFFS_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMAPOLL_FB                                                                        0x00844120     /* RW-4R */
#define NV_POFA_FALCON_DMAPOLL_FB__PRIV_LEVEL_MASK                                                       0x00844190 /*       */
#define NV_POFA_FALCON_DMAPOLL_FB_RCOUNT                                                                 31:24          /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_FB_WCOUNT                                                                 23:16          /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_W_FENCE                                                            5:5            /* RWIVF */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_W_FENCE_INIT                                                       0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_W_FENCE_TRUE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_W_FENCE_FALSE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_R_FENCE                                                            4:4            /* RWIVF */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_R_FENCE_INIT                                                       0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_R_FENCE_TRUE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_FB_CFG_R_FENCE_FALSE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_FB_DMA_ACTIVE                                                             1:1            /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_FB_DMA_ACTIVE_TRUE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_FB_DMA_ACTIVE_FALSE                                                       0x00000000     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_FB_FENCE_ACTIVE                                                           0:0            /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_FB_FENCE_ACTIVE_TRUE                                                      0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_FB_FENCE_ACTIVE_FALSE                                                     0x00000000     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_CP                                                                        0x00844124     /* RW-4R */
#define NV_POFA_FALCON_DMAPOLL_CP__PRIV_LEVEL_MASK                                                       0x00844190 /*       */
#define NV_POFA_FALCON_DMAPOLL_CP_RCOUNT                                                                 31:24          /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_CP_WCOUNT                                                                 23:16          /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_W_FENCE                                                            5:5            /* RWIVF */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_W_FENCE_INIT                                                       0x00000001     /* RWI-V */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_W_FENCE_TRUE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_W_FENCE_FALSE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_R_FENCE                                                            4:4            /* RWIVF */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_R_FENCE_INIT                                                       0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_R_FENCE_TRUE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_CP_CFG_R_FENCE_FALSE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMAPOLL_CP_DMA_ACTIVE                                                             1:1            /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_CP_DMA_ACTIVE_TRUE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_CP_DMA_ACTIVE_FALSE                                                       0x00000000     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_CP_FENCE_ACTIVE                                                           0:0            /* R--VF */
#define NV_POFA_FALCON_DMAPOLL_CP_FENCE_ACTIVE_TRUE                                                      0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAPOLL_CP_FENCE_ACTIVE_FALSE                                                     0x00000000     /* R---V */
#define NV_POFA_FALCON_DMATRFBASE1                                                                       0x00844128     /* RW-4R */
#define NV_POFA_FALCON_DMATRFBASE1__PRIV_LEVEL_MASK                                                      0x00844190 /*       */
#define NV_POFA_FALCON_DMATRFBASE1_BASE                                                                  8:0            /* RWIVF */
#define NV_POFA_FALCON_DMATRFBASE1_BASE_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_LOW                                                         0x008442c0     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_LOW__PRIV_LEVEL_MASK                                        0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_LOW_VAL                                                     31:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_HIGH                                                        0x008442c4     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_HIGH__PRIV_LEVEL_MASK                                       0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_HIGH_VAL                                                    30:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBRD_HIGH_OBIT                                                   31:31          /* R--VF */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_LOW                                                         0x008442c8     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_LOW__PRIV_LEVEL_MASK                                        0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_LOW_VAL                                                     31:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_HIGH                                                        0x008442cc     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_HIGH__PRIV_LEVEL_MASK                                       0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_HIGH_VAL                                                    30:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_FINISHED_FBWR_HIGH_OBIT                                                   31:31          /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_LOW                                                          0x008442d0     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_LOW__PRIV_LEVEL_MASK                                         0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_LOW_VAL                                                      31:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_HIGH                                                         0x008442d4     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_HIGH__PRIV_LEVEL_MASK                                        0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_HIGH_VAL                                                     30:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBRD_HIGH_OBIT                                                    31:31          /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_LOW                                                          0x008442d8     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_LOW__PRIV_LEVEL_MASK                                         0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_LOW_VAL                                                      31:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_HIGH                                                         0x008442dc     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_HIGH__PRIV_LEVEL_MASK                                        0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_HIGH_VAL                                                     30:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CURRENT_FBWR_HIGH_OBIT                                                    31:31          /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CTL                                                                       0x008442e0     /* RW-4R */
#define NV_POFA_FALCON_DMAINFO_CTL__PRIV_LEVEL_MASK                                                      0x0084428c /*       */
#define NV_POFA_FALCON_DMAINFO_CTL_CLR_FBRD                                                              0:0            /* -WXVF */
#define NV_POFA_FALCON_DMAINFO_CTL_CLR_FBRD_TRUE                                                         0x00000001     /* -W--V */
#define NV_POFA_FALCON_DMAINFO_CTL_CLR_FBRD_FALSE                                                        0x00000000     /* -W--V */
#define NV_POFA_FALCON_DMAINFO_CTL_CLR_FBWR                                                              1:1            /* -WXVF */
#define NV_POFA_FALCON_DMAINFO_CTL_CLR_FBWR_TRUE                                                         0x00000001     /* -W--V */
#define NV_POFA_FALCON_DMAINFO_CTL_CLR_FBWR_FALSE                                                        0x00000000     /* -W--V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION                                                   2:2            /* RWXVF */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_FALSE                                             0x00000000     /* R---V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_TRUE                                              0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_CLR                                               0x00000001     /* -W--V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE                                                      3:3            /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE_NORMAL                                               0x00000000     /* R---V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE_TAGGED                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD                                                      4:4            /* R--VF */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD_FALSE                                                0x00000000     /* R---V */
#define NV_POFA_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD_TRUE                                                 0x00000001     /* R---V */
#define NV_POFA_FALCON_DMAINFO_ERR_TAG_HIGH                                                              0x008442e4     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_ERR_TAG_HIGH__PRIV_LEVEL_MASK                                             0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_ERR_TAG_HIGH_VAL                                                          30:0           /* R--VF */
#define NV_POFA_FALCON_DMAINFO_ERR_TAG_LOW                                                               0x008442e8     /* R--4R */
#define NV_POFA_FALCON_DMAINFO_ERR_TAG_LOW__PRIV_LEVEL_MASK                                              0x00844190 /*       */
#define NV_POFA_FALCON_DMAINFO_ERR_TAG_LOW_VAL                                                           31:0           /* R--VF */
#define NV_POFA_FALCON_IMEMC(i)                                                                          (0x00844180+(i)*16) /* RW-4A */
#define NV_POFA_FALCON_IMEMC__SIZE_1                                                                     1              /*       */
#define NV_POFA_FALCON_IMEMC__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_IMEMC_OFFS                                                                        7:2            /* RWIVF */
#define NV_POFA_FALCON_IMEMC_OFFS_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IMEMC_BLK                                                                         23:8           /* RWIVF */
#define NV_POFA_FALCON_IMEMC_BLK_INIT                                                                    0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IMEMC_AINCW                                                                       24:24          /* RWIVF */
#define NV_POFA_FALCON_IMEMC_AINCW_INIT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IMEMC_AINCW_TRUE                                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_IMEMC_AINCW_FALSE                                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEMC_AINCR                                                                       25:25          /* RWIVF */
#define NV_POFA_FALCON_IMEMC_AINCR_INIT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IMEMC_AINCR_TRUE                                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_IMEMC_AINCR_FALSE                                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMEMC_SECURE                                                                      28:28          /* RWIVF */
#define NV_POFA_FALCON_IMEMC_SECURE_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IMEMC_SEC_ATOMIC                                                                  29:29          /* R-IVF */
#define NV_POFA_FALCON_IMEMC_SEC_ATOMIC_TRUE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_IMEMC_SEC_ATOMIC_FALSE                                                            0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IMEMC_SEC_WR_VIO                                                                  30:30          /* R-IVF */
#define NV_POFA_FALCON_IMEMC_SEC_WR_VIO_TRUE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_IMEMC_SEC_WR_VIO_FALSE                                                            0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IMEMC_SEC_LOCK                                                                    31:31          /* R-IVF */
#define NV_POFA_FALCON_IMEMC_SEC_LOCK_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_IMEMC_SEC_LOCK_FALSE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IMEMD(i)                                                                          (0x00844184+(i)*16) /* RW-4A */
#define NV_POFA_FALCON_IMEMD__SIZE_1                                                                     1              /*       */
#define NV_POFA_FALCON_IMEMD__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_IMEMD_DATA                                                                        31:0           /* RWXVF */
#define NV_POFA_FALCON_IMEMT(i)                                                                          (0x00844188+(i)*16) /* RW-4A */
#define NV_POFA_FALCON_IMEMT__SIZE_1                                                                     1              /*       */
#define NV_POFA_FALCON_IMEMT__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_IMEMT_TAG                                                                         15:0           /* RWXVF */
#define NV_POFA_FALCON_DMEMC(i)                                                                          (0x008441c0+(i)*8) /* RW-4A */
#define NV_POFA_FALCON_DMEMC__SIZE_1                                                                     4              /*       */
#define NV_POFA_FALCON_DMEMC__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_DMEMC_ADDRESS                                                                     23:0           /* RWIVF */
#define NV_POFA_FALCON_DMEMC_ADDRESS_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMEMC_OFFS                                                                        7:2            /*       */
#define NV_POFA_FALCON_DMEMC_OFFS_INIT                                                                   0              /*       */
#define NV_POFA_FALCON_DMEMC_BLK                                                                         23:8           /*       */
#define NV_POFA_FALCON_DMEMC_BLK_INIT                                                                    0              /*       */
#define NV_POFA_FALCON_DMEMC_AINCW                                                                       24:24          /* RWIVF */
#define NV_POFA_FALCON_DMEMC_AINCW_INIT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMEMC_AINCW_TRUE                                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMEMC_AINCW_FALSE                                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEMC_AINCR                                                                       25:25          /* RWIVF */
#define NV_POFA_FALCON_DMEMC_AINCR_INIT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMEMC_AINCR_TRUE                                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMEMC_AINCR_FALSE                                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEMC_SETTAG                                                                      26:26          /* RWIVF */
#define NV_POFA_FALCON_DMEMC_SETTAG_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMEMC_SETTAG_TRUE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMEMC_SETTAG_FALSE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEMC_SETLVL                                                                      27:27          /* RWIVF */
#define NV_POFA_FALCON_DMEMC_SETLVL_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMEMC_SETLVL_TRUE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMEMC_SETLVL_FALSE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEMC_VA                                                                          28:28          /* RWIVF */
#define NV_POFA_FALCON_DMEMC_VA_INIT                                                                     0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DMEMC_VA_TRUE                                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMEMC_VA_FALSE                                                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMEMC_MISS                                                                        29:29          /* R-IVF */
#define NV_POFA_FALCON_DMEMC_MISS_TRUE                                                                   0x00000001     /* R---V */
#define NV_POFA_FALCON_DMEMC_MISS_FALSE                                                                  0x00000000     /* R-I-V */
#define NV_POFA_FALCON_DMEMC_MULTIHIT                                                                    30:30          /* R-IVF */
#define NV_POFA_FALCON_DMEMC_MULTIHIT_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_DMEMC_MULTIHIT_FALSE                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_DMEMC_LVLERR                                                                      31:31          /* R-IVF */
#define NV_POFA_FALCON_DMEMC_LVLERR_TRUE                                                                 0x00000001     /* R---V */
#define NV_POFA_FALCON_DMEMC_LVLERR_FALSE                                                                0x00000000     /* R-I-V */
#define NV_POFA_FALCON_DMEMD(i)                                                                          (0x008441c4+(i)*8) /* RW-4A */
#define NV_POFA_FALCON_DMEMD__SIZE_1                                                                     4              /*       */
#define NV_POFA_FALCON_DMEMD__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_DMEMD_DATA                                                                        31:0           /* RWXVF */
#define NV_POFA_FALCON_DMEMT(i)                                                                          (0x00844210+(i)*4) /* -W-4A */
#define NV_POFA_FALCON_DMEMT__SIZE_1                                                                     4              /*       */
#define NV_POFA_FALCON_DMEMT__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_DMEMT_TAG                                                                         15:0           /* -WXVF */
#define NV_POFA_FALCON_DMEML(i)                                                                          (0x008442a0+(i)*4) /* -W-4A */
#define NV_POFA_FALCON_DMEML__SIZE_1                                                                     4              /*       */
#define NV_POFA_FALCON_DMEML__PRIV_LEVEL_MASK                                                            NV_POFA_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define NV_POFA_FALCON_DMEML_LVL                                                                         2:0            /* -WXVF */
#define NV_POFA_FALCON_DMEM_DUMMY                                                                        0x00844258     /* R--4R */
#define NV_POFA_FALCON_DMEM_DUMMY_DATA                                                                   31:0           /* R-IVF */
#define NV_POFA_FALCON_DMEM_DUMMY_DATA_INIT                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_DMEM_DUMMY__PRIV_LEVEL_MASK                                                       0x00844284 /*       */
#define NV_POFA_FALCON_IMEM_DUMMY                                                                        0x008441b4     /* R--4R */
#define NV_POFA_FALCON_IMEM_DUMMY_DATA                                                                   31:0           /* R-IVF */
#define NV_POFA_FALCON_IMEM_DUMMY_DATA_INIT                                                              0x00000000     /* R-I-V */
#define NV_POFA_FALCON_IMEM_DUMMY__PRIV_LEVEL_MASK                                                       0x00844280 /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0(i)                                                         (0x00844300+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0__SIZE_1                                                    4              /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0__PRIV_LEVEL_MASK                                           0x008443f0 /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_VAL                                                        31:0           /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_0_VAL_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1(i)                                                         (0x00844310+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1__SIZE_1                                                    4              /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1__PRIV_LEVEL_MASK                                           0x008443f4 /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_VAL                                                        31:0           /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_1_VAL_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2(i)                                                         (0x00844320+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2__SIZE_1                                                    4              /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2__PRIV_LEVEL_MASK                                           0x008443f8 /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_VAL                                                        31:0           /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_2_VAL_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3(i)                                                         (0x00844330+(i)*4) /* RW-4A */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3__SIZE_1                                                    4              /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3__PRIV_LEVEL_MASK                                           0x008443fc /*       */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_VAL                                                        31:0           /* RWIVF */
#define NV_POFA_FALCON_COMMON_SCRATCH_GROUP_3_VAL_INIT                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PRGNVER                                                                           0x008443d4     /* R-I4R */
#define NV_POFA_FALCON_PRGNVER_MAJOR                                                                     3:0            /* R-IVF */
#define NV_POFA_FALCON_PRGNVER_MAJOR_DEFT                                                                0x00000002     /* R-I-V */
#define NV_POFA_FALCON_PRGNVER_MINOR                                                                     17:4           /* R-IVF */
#define NV_POFA_FALCON_PRGNVER_MINOR_DEFT                                                                0x00000000     /* R-I-V */
#define NV_POFA_FALCON_PRGNVER_BUGFIX                                                                    31:18          /* R-IVF */
#define NV_POFA_FALCON_PRGNVER_BUGFIX_DEFT                                                               0x00000000     /* R-I-V */
#define NV_POFA_FALCON_HWCFG                                                                             0x00844108     /* R--4R */
#define NV_POFA_FALCON_HWCFG_IMEM_SIZE                                                                   8:0            /* R--VF */
#define NV_POFA_FALCON_HWCFG_FALCON_VIEWABLE_IMEM_SIZE                                                   8:0            /*       */
#define NV_POFA_FALCON_HWCFG_DMEM_SIZE                                                                   17:9           /* R--VF */
#define NV_POFA_FALCON_HWCFG_FALCON_VIEWABLE_DMEM_SIZE                                                   17:9           /*       */
#define NV_POFA_FALCON_HWCFG_METHODFIFO_DEPTH                                                            26:18          /* R--VF */
#define NV_POFA_FALCON_HWCFG_DMAQUEUE_DEPTH                                                              31:27          /* R--VF */
#define NV_POFA_FALCON_HWCFG1                                                                            0x0084412c     /* R--4R */
#define NV_POFA_FALCON_HWCFG1_CORE_REV                                                                   3:0            /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_INIT                                                              0x00000006     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_1_0                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_2_0                                                               0x00000002     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_3_0                                                               0x00000003     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_4_0                                                               0x00000004     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_5_0                                                               0x00000005     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_6_0                                                               0x00000006     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_7_0                                                               0x00000007     /* R---V */
#define NV_POFA_FALCON_HWCFG1_SECURITY_MODEL                                                             5:4            /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_SECURITY_MODEL_INIT                                                        0x00000002     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_SECURITY_MODEL_NONE                                                        0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG1_SECURITY_MODEL_LIGHT                                                       0x00000002     /* R---V */
#define NV_POFA_FALCON_HWCFG1_SECURITY_MODEL_HEAVY                                                       0x00000003     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_SUBVERSION                                                        7:6            /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_SUBVERSION_INIT                                                   0x00000000     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_SUBVERSION_0                                                      0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_SUBVERSION_1                                                      0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_SUBVERSION_2                                                      0x00000002     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CORE_REV_SUBVERSION_3                                                      0x00000003     /* R---V */
#define NV_POFA_FALCON_HWCFG1_IMEM_PORTS                                                                 11:8           /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_IMEM_PORTS_INIT                                                            0x00000001     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_DMEM_PORTS                                                                 15:12          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_DMEM_PORTS_INIT                                                            0x00000001     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_TAG_WIDTH                                                                  20:16          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_TAG_WIDTH_INIT                                                             0x00000010     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_DMEM_TAG_WIDTH                                                             25:21          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_DMEM_TAG_WIDTH_INIT                                                        0x00000000     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_DBG_PRIV_BUS                                                               27:27          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_DBG_PRIV_BUS_INIT                                                          0x00000001     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_DBG_PRIV_BUS_ENABLE                                                        0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_DBG_PRIV_BUS_DISABLE                                                       0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CSB_SIZE_16M                                                               28:28          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_CSB_SIZE_16M_INIT                                                          0x00000001     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_CSB_SIZE_16M_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_CSB_SIZE_16M_FALSE                                                         0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG1_PRIV_DIRECT                                                                29:29          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_PRIV_DIRECT_INIT                                                           0x00000001     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_PRIV_DIRECT_TRUE                                                           0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_PRIV_DIRECT_FALSE                                                          0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG1_DMEM_APERTURES                                                             30:30          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_DMEM_APERTURES_INIT                                                        0x00000000     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_DMEM_APERTURES_ENABLE                                                      0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_DMEM_APERTURES_DISABLE                                                     0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG1_IMEM_AUTOFILL                                                              31:31          /* R-IVF */
#define NV_POFA_FALCON_HWCFG1_IMEM_AUTOFILL_INIT                                                         0x00000000     /* R-I-V */
#define NV_POFA_FALCON_HWCFG1_IMEM_AUTOFILL_ENABLE                                                       0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG1_IMEM_AUTOFILL_DISABLE                                                      0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2                                                                            0x008440f4     /* R--4R */
#define NV_POFA_FALCON_HWCFG2_SHA                                                                        0:0            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_SHA_ENABLE                                                                 0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_SHA_DISABLE                                                                0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_BMEM                                                                       1:1            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_BMEM_ENABLE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_BMEM_DISABLE                                                               0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_PKCBOOT                                                                    2:2            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_PKCBOOT_ENABLE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_PKCBOOT_DISABLE                                                            0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_DBGMODE                                                                    3:3            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_DBGMODE_ENABLE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_DBGMODE_DISABLE                                                            0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_KMEM                                                                       4:4            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_KMEM_ENABLE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_KMEM_DISABLE                                                               0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_HSCODE_REVOCATION                                                          5:5            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_HSCODE_REVOCATION_ENABLE                                                   0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_HSCODE_REVOCATION_DISABLE                                                  0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_STRAP_FUN                                                                  6:6            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_STRAP_FUN_ENABLE                                                           0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_STRAP_FUN_DISABLE                                                          0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_VHR                                                                        7:7            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_VHR_ENABLE                                                                 0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_VHR_DISABLE                                                                0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_HS                                                                         8:8            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_HS_ENABLE                                                                  0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_HS_DISABLE                                                                 0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_SECUREBUS                                                                  9:9            /* R--VF */
#define NV_POFA_FALCON_HWCFG2_SECUREBUS_ENABLE                                                           0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_SECUREBUS_DISABLE                                                          0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_RISCV                                                                      10:10          /* R--VF */
#define NV_POFA_FALCON_HWCFG2_RISCV_ENABLE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_RISCV_DISABLE                                                              0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_RISCV_PL3_DISABLE                                                          11:11          /* R--VF */
#define NV_POFA_FALCON_HWCFG2_RISCV_PL3_DISABLE_TRUE                                                     0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_RISCV_PL3_DISABLE_FALSE                                                    0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_MEM_SCRUBBING                                                              12:12          /* R--VF */
#define NV_POFA_FALCON_HWCFG2_MEM_SCRUBBING_PENDING                                                      0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_MEM_SCRUBBING_DONE                                                         0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN                                                     13:13          /* R--VF */
#define NV_POFA_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN_LOCK                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN_UNLOCK                                              0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG2_BOOT_FROM_HS                                                               14:14          /* R--VF */
#define NV_POFA_FALCON_HWCFG2_BOOT_FROM_HS_TRUE                                                          0x00000001     /* R---V */
#define NV_POFA_FALCON_HWCFG2_BOOT_FROM_HS_FALSE                                                         0x00000000     /* R---V */
#define NV_POFA_FALCON_HWCFG3                                                                            0x00844278     /* R--4R */
#define NV_POFA_FALCON_HWCFG3_IMEM_TOTAL_SIZE                                                            11:0           /* R--VF */
#define NV_POFA_FALCON_HWCFG3_DMEM_TOTAL_SIZE                                                            27:16          /* R--VF */
#define NV_POFA_FALCON_CGCTL                                                                             0x008440a0     /* RW-4R */
#define NV_POFA_FALCON_CGCTL_CG_OVERRIDE                                                                 0:0            /* RWIVF */
#define NV_POFA_FALCON_CGCTL_CG_OVERRIDE_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CG2                                                                               0x00844134     /* RWI4R */
#define NV_POFA_FALCON_CG2__PRIV_LEVEL_MASK                                                              0x008441e8 /*       */
#define NV_POFA_FALCON_CG2_SLCG                                                                          17:1           /*       */
#define NV_POFA_FALCON_CG2_SLCG_ENABLED                                                                  0              /*       */
#define NV_POFA_FALCON_CG2_SLCG_DISABLED                                                                 0x1FFFF        /*       */
#define NV_POFA_FALCON_CG2_SLCG__PROD                                                                    0x000A0        /*       */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_DMA                                                               1:1            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_DMA_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_DMA_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM                                                        2:2            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM_ENABLED                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM_DISABLED                                               0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_PIPE                                                              3:3            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_PIPE_ENABLED                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_PIPE_DISABLED                                                     0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_DIV                                                               4:4            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_DIV_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_DIV_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_ICD                                                               5:5            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_ICD_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_ICD_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_CFG                                                               6:6            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_CFG_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_CFG_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_CTXSW                                                             7:7            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_CTXSW_ENABLED                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_CTXSW_DISABLED                                                    0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_PMB                                                               8:8            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_PMB_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_PMB_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_RF                                                                9:9            /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_RF_ENABLED                                                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_RF_DISABLED                                                       0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_MUL                                                               10:10          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_MUL_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_MUL_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_LDST                                                              11:11          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_LDST_ENABLED                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_LDST_DISABLED                                                     0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_TSYNC                                                             12:12          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_TSYNC_ENABLED                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_TSYNC_DISABLED                                                    0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_GPTMR                                                             13:13          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_GPTMR_ENABLED                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_GPTMR_DISABLED                                                    0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_WDTMR                                                             14:14          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_WDTMR_ENABLED                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_WDTMR_DISABLED                                                    0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_IRQSTAT                                                           15:15          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_IRQSTAT_ENABLED                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_IRQSTAT_DISABLED                                                  0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_TOP                                                               16:16          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_TOP_ENABLED                                                       0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FALCON_TOP_DISABLED                                                      0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CG2_SLCG_FBIF                                                                     17:17          /* RWIVF */
#define NV_POFA_FALCON_CG2_SLCG_FBIF_ENABLED                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_CG2_SLCG_FBIF_DISABLED                                                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL                                                                              0x00844240     /* RW-4R */
#define NV_POFA_FALCON_SCTL__PRIV_LEVEL_MASK                                                             0x00844298 /*       */
#define NV_POFA_FALCON_SCTL_LSMODE                                                                       0:0            /* RWIVF */
#define NV_POFA_FALCON_SCTL_LSMODE_FALSE                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SCTL_LSMODE_TRUE                                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_SCTL_HSMODE                                                                       1:1            /* R--VF */
#define NV_POFA_FALCON_SCTL_HSMODE_FALSE                                                                 0x00000000     /* R---V */
#define NV_POFA_FALCON_SCTL_HSMODE_TRUE                                                                  0x00000001     /* R---V */
#define NV_POFA_FALCON_SCTL_LSMODE_LEVEL                                                                 5:4            /* RWIVF */
#define NV_POFA_FALCON_SCTL_LSMODE_LEVEL_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SCTL_UCODE_LEVEL                                                                  5:4            /*       */
#define NV_POFA_FALCON_SCTL_UCODE_LEVEL_INIT                                                             0              /*       */
#define NV_POFA_FALCON_SCTL_DEBUG_PRIV_LEVEL                                                             9:8            /* RWIVF */
#define NV_POFA_FALCON_SCTL_DEBUG_PRIV_LEVEL_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SCTL_RESET_LVLM_EN                                                                12:12          /* RWIVF */
#define NV_POFA_FALCON_SCTL_RESET_LVLM_EN_TRUE                                                           0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL_RESET_LVLM_EN_FALSE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_STALLREQ_CLR_EN                                                              13:13          /* RWIVF */
#define NV_POFA_FALCON_SCTL_STALLREQ_CLR_EN_TRUE                                                         0x00000001     /* RWI-V */
#define NV_POFA_FALCON_SCTL_STALLREQ_CLR_EN_FALSE                                                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_SCTL_AUTH_EN                                                                      14:14          /* RWIVF */
#define NV_POFA_FALCON_SCTL_AUTH_EN_TRUE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_SCTL_AUTH_EN_FALSE                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SCTL1                                                                             0x00844250     /* RW-4R */
#define NV_POFA_FALCON_SCTL1__PRIV_LEVEL_MASK                                                            0x0084428c /*       */
#define NV_POFA_FALCON_SCTL1_CSBLVL_MASK                                                                 1:0            /* RWIVF */
#define NV_POFA_FALCON_SCTL1_CSBLVL_MASK_INIT                                                            0x00000003     /* RWI-V */
#define NV_POFA_FALCON_SCTL1_EXTLVL_MASK                                                                 3:2            /* RWIVF */
#define NV_POFA_FALCON_SCTL1_EXTLVL_MASK_INIT                                                            0x00000003     /* RWI-V */
#define NV_POFA_FALCON_HSCTL                                                                             0x008440e4     /* RW-4R */
#define NV_POFA_FALCON_HSCTL__PRIV_LEVEL_MASK                                                            0x008440e8 /*       */
#define NV_POFA_FALCON_HSCTL_TRACEPC                                                                     0:0            /* RWIVF */
#define NV_POFA_FALCON_HSCTL_TRACEPC_ENABLE                                                              0x00000001     /* RW--V */
#define NV_POFA_FALCON_HSCTL_TRACEPC_DISABLE                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_HSCTL_SP_MIN                                                                      1:1            /* RWIVF */
#define NV_POFA_FALCON_HSCTL_SP_MIN_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_HSCTL_SP_MIN_DISABLE                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_OS                                                                                0x00844080     /* RW-4R */
#define NV_POFA_FALCON_OS_VERSION                                                                        31:0           /* RWIVF */
#define NV_POFA_FALCON_OS_VERSION_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_RM                                                                                0x00844084     /* RW-4R */
#define NV_POFA_FALCON_RM_CONFIG                                                                         31:0           /* RWIVF */
#define NV_POFA_FALCON_RM_CONFIG_INIT                                                                    0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SOFT_PM                                                                           0x00844088     /* RW-4R */
#define NV_POFA_FALCON_SOFT_PM__PRIV_LEVEL_MASK                                                          0x008441ec /*       */
#define NV_POFA_FALCON_SOFT_PM_TRIGGER_START                                                             17:17          /* RWIVF */
#define NV_POFA_FALCON_SOFT_PM_TRIGGER_START_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SOFT_PM_TRIGGER_END                                                               16:16          /* RWIVF */
#define NV_POFA_FALCON_SOFT_PM_TRIGGER_END_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SOFT_PM_PROBE                                                                     5:0            /* RWIVF */
#define NV_POFA_FALCON_SOFT_PM_PROBE_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FALCON_SOFT_MODE                                                                         0x0084408c     /* RW-4R */
#define NV_POFA_FALCON_SOFT_MODE__PRIV_LEVEL_MASK                                                        0x008441ec /*       */
#define NV_POFA_FALCON_SOFT_MODE_PROBE                                                                   5:0            /* RWIVF */
#define NV_POFA_FALCON_SOFT_MODE_PROBE_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM                                                                               0x008440a8     /* RW-4R */
#define NV_POFA_FALCON_PMM__PRIV_LEVEL_MASK                                                              0x008441ec /*       */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL                                                              4:0            /* RWIVF */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_ANY                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_CODE                                                         0x00000001     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_DMAQ                                                         0x00000002     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_DMFENCE                                                      0x00000003     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_DMWAIT                                                       0x00000004     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_IMWAIT                                                       0x00000005     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_IPND                                                         0x00000006     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_LDSTQ                                                        0x00000007     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_SB                                                           0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_ANY_SC                                                       0x00000009     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_CODE_SC                                                      0x0000000a     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_DMAQ_SC                                                      0x0000000b     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_DMFENCE_SC                                                   0x0000000c     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_DMWAIT_SC                                                    0x0000000d     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_IMWAIT_SC                                                    0x0000000e     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_IPND_SC                                                      0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_LDSTQ_SC                                                     0x00000010     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_STALL_SEL_SB_SC                                                        0x00000011     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL                                                               7:5            /* RWIVF */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL_WAITING                                                       0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL                                                     0x00000002     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL_WAITING_SC                                                    0x00000003     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE_SC                                                   0x00000004     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL_SC                                                  0x00000005     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL                                                            11:8           /* RWIVF */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_0                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_1                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_2                                                          0x00000002     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_3                                                          0x00000003     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_4                                                          0x00000004     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_5                                                          0x00000005     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_0_SC                                                       0x00000006     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_1_SC                                                       0x00000007     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_2_SC                                                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_3_SC                                                       0x00000009     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_4_SC                                                       0x0000000a     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM0_SEL_5_SC                                                       0x0000000b     /* RW--V */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM1_SEL                                                            15:12          /* RWIVF */
#define NV_POFA_FALCON_PMM_FALCON_SOFTPM1_SEL_0                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL                                                                19:17          /* RWIVF */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL_1KTRANSFER                                                     0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL_FB_BSY                                                         0x00000001     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL_RDAT_WAIT                                                      0x00000002     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL_1KTRANSFER_SC                                                  0x00000003     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL_FB_BSY_SC                                                      0x00000004     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_DSTAT_SEL_RDAT_WAIT_SC                                                   0x00000005     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL                                                               23:20          /* RWIVF */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_WREQ                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RDM_CLIENT                                                    0x00000001     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_WDF_FULL                                                      0x00000002     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RQQ_FULL                                                      0x00000003     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RDM_PORTQ                                                     0x00000004     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RDM_ALLOC                                                     0x00000005     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RREQ                                                          0x00000006     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_ORQ                                                           0x00000007     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_WREQ_SC                                                       0x00000008     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RDM_CLIENT_SC                                                 0x00000009     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_WDF_FULL_SC                                                   0x0000000a     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RQQ_FULL_SC                                                   0x0000000b     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RDM_PORTQ_SC                                                  0x0000000c     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RDM_ALLOC_SC                                                  0x0000000d     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_RREQ_SC                                                       0x0000000e     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL0_SEL_ORQ_SC                                                        0x0000000f     /* RW--V */
#define NV_POFA_FALCON_PMM_FBIF_STALL1_SEL                                                               27:24          /* RWIVF */
#define NV_POFA_FALCON_PMM_FBIF_STALL1_SEL_RDAT_WAIT                                                     0x00000000     /* RWI-V */
#define NV_POFA_FALCON_PMM_FBIF_STALL2_SEL                                                               31:28          /* RWIVF */
#define NV_POFA_FALCON_PMM_FBIF_STALL2_SEL_RDAT_WAIT                                                     0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DEBUG1                                                                            0x00844090     /* RW-4R */
#define NV_POFA_FALCON_DEBUG1__PRIV_LEVEL_MASK                                                           0x00844294 /*       */
#define NV_POFA_FALCON_DEBUG1_MTHD_DRAIN_TIME                                                            15:0           /* RWIVF */
#define NV_POFA_FALCON_DEBUG1_MTHD_DRAIN_TIME_INIT                                                       0x00000040     /* RWI-V */
#define NV_POFA_FALCON_DEBUG1_CTXSW_MODE                                                                 16:16          /* RWIVF */
#define NV_POFA_FALCON_DEBUG1_CTXSW_MODE_INIT                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DEBUG1_TRACE_FORMAT                                                               17:17          /* RWIVF */
#define NV_POFA_FALCON_DEBUG1_TRACE_FORMAT_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DEBUG1_TRACE_FORMAT_UNCOMPRESSED                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_DEBUG1_TRACE_FORMAT_COMPRESSED                                                    0x00000001     /* RW--V */
#define NV_POFA_FALCON_DEBUG1_CTXSW_MODE1                                                                18:18          /* RWIVF */
#define NV_POFA_FALCON_DEBUG1_CTXSW_MODE1_INIT                                                           0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DEBUG1_CTXSW_MODE1_BYPASS_IDLE_CHECKS                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_DEBUG1_CTXSW_MODE1_DEFAULT                                                        0x00000000     /* RW--V */
#define NV_POFA_FALCON_DEBUGINFO                                                                         0x00844094     /* RW-4R */
#define NV_POFA_FALCON_DEBUGINFO_DATA                                                                    31:0           /* RWXVF */
#define NV_POFA_FALCON_SP_MIN                                                                            0x00844270     /* RW-4R */
#define NV_POFA_FALCON_SP_MIN__PRIV_LEVEL_MASK                                                           0x008441f0 /*       */
#define NV_POFA_FALCON_SP_MIN_VALUE                                                                      23:0           /* RWIVF */
#define NV_POFA_FALCON_SP_MIN_VALUE_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_EXCI                                                                              0x008440d0     /* R--4R */
#define NV_POFA_FALCON_EXCI__PRIV_LEVEL_MASK                                                             0x008441f4 /*       */
#define NV_POFA_FALCON_EXCI_EXPC                                                                         19:0           /* R-XVF */
#define NV_POFA_FALCON_EXCI_EXCAUSE                                                                      24:20          /* R-XVF */
#define NV_POFA_FALCON_EXCI_EXCAUSE_TRAP0                                                                0x00000000     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_TRAP1                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_TRAP2                                                                0x00000002     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_TRAP3                                                                0x00000003     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_ILL_INS                                                              0x00000008     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_INV_INS                                                              0x00000009     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_MISS_INS                                                             0x0000000a     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_DHIT_INS                                                             0x0000000b     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_SP_OVERFLOW                                                          0x0000000d     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_BRKPT_INS                                                            0x0000000f     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_DMEM_MISS_INS                                                        0x00000010     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_DMEM_DHIT_INS                                                        0x00000011     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_DMEM_PAFAULT_INS                                                     0x00000012     /* R---V */
#define NV_POFA_FALCON_EXCI_EXCAUSE_DMEM_PERMISSION_INS                                                  0x00000013     /* R---V */
#define NV_POFA_FALCON_EXCI_EXPC_HIGH                                                                    31:28          /* R-XVF */
#define NV_POFA_FALCON_EXCI2                                                                             0x008440bc     /* R--4R */
#define NV_POFA_FALCON_EXCI2__PRIV_LEVEL_MASK                                                            0x008441f4 /*       */
#define NV_POFA_FALCON_EXCI2_ADDRESS                                                                     31:0           /* R-IVF */
#define NV_POFA_FALCON_EXCI2_ADDRESS_INIT                                                                0x00000000     /* R-I-V */
#define NV_POFA_FALCON_SVEC_SPR                                                                          0x008440d4     /* R--4R */
#define NV_POFA_FALCON_SVEC_SPR__PRIV_LEVEL_MASK                                                         0x008441f8 /*       */
#define NV_POFA_FALCON_SVEC_SPR_SIGPASS                                                                  18:18          /* R-XVF */
#define NV_POFA_FALCON_SVEC_SPR_SIGPASS_TRUE                                                             0x00000001     /* R---V */
#define NV_POFA_FALCON_SVEC_SPR_SIGPASS_FALSE                                                            0x00000000     /* R---V */
#define NV_POFA_FALCON_CPUCTL                                                                            0x00844100     /* RW-4R */
#define NV_POFA_FALCON_CPUCTL__PRIV_LEVEL_MASK                                                           0x00844288 /*       */
#define NV_POFA_FALCON_CPUCTL_IINVAL                                                                     0:0            /* -WXVF */
#define NV_POFA_FALCON_CPUCTL_IINVAL_TRUE                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_IINVAL_FALSE                                                               0x00000000     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_STARTCPU                                                                   1:1            /* -WXVF */
#define NV_POFA_FALCON_CPUCTL_STARTCPU_TRUE                                                              0x00000001     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_STARTCPU_FALSE                                                             0x00000000     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_SRESET                                                                     2:2            /* -WXVF */
#define NV_POFA_FALCON_CPUCTL_SRESET_TRUE                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_SRESET_FALSE                                                               0x00000000     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_HRESET                                                                     3:3            /* -WXVF */
#define NV_POFA_FALCON_CPUCTL_HRESET_TRUE                                                                0x00000001     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_HRESET_FALSE                                                               0x00000000     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_HALTED                                                                     4:4            /* R-XVF */
#define NV_POFA_FALCON_CPUCTL_HALTED_TRUE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_CPUCTL_HALTED_FALSE                                                               0x00000000     /* R---V */
#define NV_POFA_FALCON_CPUCTL_STOPPED                                                                    5:5            /* R-XVF */
#define NV_POFA_FALCON_CPUCTL_STOPPED_TRUE                                                               0x00000001     /* R---V */
#define NV_POFA_FALCON_CPUCTL_STOPPED_FALSE                                                              0x00000000     /* R---V */
#define NV_POFA_FALCON_CPUCTL_ALIAS_EN                                                                   6:6            /* RWIVF */
#define NV_POFA_FALCON_CPUCTL_ALIAS_EN_TRUE                                                              0x00000001     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_ALIAS_EN_FALSE                                                             0x00000000     /* RW--V */
#define NV_POFA_FALCON_CPUCTL_ALIAS_EN_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CPUCTL_ALIAS                                                                      0x00844130     /* -W-4R */
#define NV_POFA_FALCON_CPUCTL_ALIAS_STARTCPU                                                             1:1            /* -WXVF */
#define NV_POFA_FALCON_CPUCTL_ALIAS_STARTCPU_TRUE                                                        0x00000001     /* -W--V */
#define NV_POFA_FALCON_CPUCTL_ALIAS_STARTCPU_FALSE                                                       0x00000000     /* -W--V */
#define NV_POFA_FALCON_STACKCFG                                                                          0x00844138     /* RW-4R */
#define NV_POFA_FALCON_STACKCFG__PRIV_LEVEL_MASK                                                         0x0084428c /*       */
#define NV_POFA_FALCON_STACKCFG_BOTTOM                                                                   23:0           /* RWXVF */
#define NV_POFA_FALCON_STACKCFG_BOTTOM_INIT                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_STACKCFG_SPEXC                                                                    31:31          /* RWIVF */
#define NV_POFA_FALCON_STACKCFG_SPEXC_INIT                                                               0x00000000     /* RWI-V */
#define NV_POFA_FALCON_STACKCFG_SPEXC_DISABLE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_STACKCFG_SPEXC_ENABLE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_BOOTVEC                                                                           0x00844104     /* RW-4R */
#define NV_POFA_FALCON_BOOTVEC__PRIV_LEVEL_MASK                                                          0x00844194 /*       */
#define NV_POFA_FALCON_BOOTVEC_VEC                                                                       31:0           /* RWIVF */
#define NV_POFA_FALCON_BOOTVEC_VEC_INIT                                                                  0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL                                                                            0x00844254     /* RW-4R */
#define NV_POFA_FALCON_DBGCTL__PRIV_LEVEL_MASK                                                           0x008441a8 /*       */
#define NV_POFA_FALCON_DBGCTL_VAL                                                                        9:0            /*       */
#define NV_POFA_FALCON_DBGCTL_VAL_INIT                                                                   0              /*       */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STOP                                                             0:0            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STOP_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STOP_DISABLE                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STOP_ENABLE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUN                                                              1:1            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUN_INIT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUN_DISABLE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUN_ENABLE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUNB                                                             2:2            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUNB_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUNB_DISABLE                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RUNB_ENABLE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STEP                                                             3:3            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STEP_INIT                                                        0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STEP_DISABLE                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_STEP_ENABLE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_EMASK                                                            4:4            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_EMASK_INIT                                                       0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_EMASK_DISABLE                                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_EMASK_ENABLE                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR                                                         5:5            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_INIT                                                    0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_DISABLE                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_ENABLE                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RSTAT                                                            6:6            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RSTAT_INIT                                                       0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RSTAT_DISABLE                                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RSTAT_ENABLE                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIVWL_IBRKPT                                                              7:7            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_PRIVWL_IBRKPT_INIT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_PRIVWL_IBRKPT_DISABLE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_PRIVWL_IBRKPT_ENABLE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR                                                         8:8            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_INIT                                                    0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_DISABLE                                                 0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_ENABLE                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RDM                                                              9:9            /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RDM_INIT                                                         0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RDM_DISABLE                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_ICD_CMDWL_RDM_ENABLE                                                       0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_TRACE_MODE                                                                 13:12          /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_TRACE_MODE_FULL                                                            0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_TRACE_MODE_REDUCED                                                         0x00000001     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_TRACE_MODE_STACK                                                           0x00000002     /* RW--V */
#define NV_POFA_FALCON_DBGCTL_CYA                                                                        31:16          /* RWIVF */
#define NV_POFA_FALCON_DBGCTL_CYA_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_DBGCTL_CYA_ENABLE                                                                 0x00008afe     /* RW--V */
#define NV_POFA_FALCON_IBRKPT1                                                                           0x00844098     /* RW-4R */
#define NV_POFA_FALCON_IBRKPT1__PRIV_LEVEL_MASK                                                          0x008441fc /*       */
#define NV_POFA_FALCON_IBRKPT1_PC                                                                        23:0           /* RWIVF */
#define NV_POFA_FALCON_IBRKPT1_PC_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT1_SUPPRESS                                                                  29:29          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT1_SUPPRESS_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT1_SUPPRESS_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT1_SUPPRESS_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT1_SKIP                                                                      30:30          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT1_SKIP_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT1_SKIP_DISABLE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT1_SKIP_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT1_EN                                                                        31:31          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT1_EN_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT1_EN_DISABLE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT1_EN_ENABLE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT2                                                                           0x0084409c     /* RW-4R */
#define NV_POFA_FALCON_IBRKPT2__PRIV_LEVEL_MASK                                                          0x008441fc /*       */
#define NV_POFA_FALCON_IBRKPT2_PC                                                                        23:0           /* RWIVF */
#define NV_POFA_FALCON_IBRKPT2_PC_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT2_SUPPRESS                                                                  29:29          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT2_SUPPRESS_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT2_SUPPRESS_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT2_SUPPRESS_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT2_SKIP                                                                      30:30          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT2_SKIP_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT2_SKIP_DISABLE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT2_SKIP_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT2_EN                                                                        31:31          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT2_EN_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT2_EN_DISABLE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT2_EN_ENABLE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT3                                                                           0x008440b0     /* RW-4R */
#define NV_POFA_FALCON_IBRKPT3__PRIV_LEVEL_MASK                                                          0x008441fc /*       */
#define NV_POFA_FALCON_IBRKPT3_PC                                                                        23:0           /* RWIVF */
#define NV_POFA_FALCON_IBRKPT3_PC_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT3_SUPPRESS                                                                  29:29          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT3_SUPPRESS_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT3_SUPPRESS_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT3_SUPPRESS_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT3_SKIP                                                                      30:30          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT3_SKIP_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT3_SKIP_DISABLE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT3_SKIP_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT3_EN                                                                        31:31          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT3_EN_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT3_EN_DISABLE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT3_EN_ENABLE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT4                                                                           0x008440b4     /* RW-4R */
#define NV_POFA_FALCON_IBRKPT4__PRIV_LEVEL_MASK                                                          0x008441fc /*       */
#define NV_POFA_FALCON_IBRKPT4_PC                                                                        23:0           /* RWIVF */
#define NV_POFA_FALCON_IBRKPT4_PC_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT4_SUPPRESS                                                                  29:29          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT4_SUPPRESS_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT4_SUPPRESS_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT4_SUPPRESS_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT4_SKIP                                                                      30:30          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT4_SKIP_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT4_SKIP_DISABLE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT4_SKIP_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT4_EN                                                                        31:31          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT4_EN_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT4_EN_DISABLE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT4_EN_ENABLE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT5                                                                           0x008440b8     /* RW-4R */
#define NV_POFA_FALCON_IBRKPT5__PRIV_LEVEL_MASK                                                          0x008441fc /*       */
#define NV_POFA_FALCON_IBRKPT5_PC                                                                        23:0           /* RWIVF */
#define NV_POFA_FALCON_IBRKPT5_PC_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT5_SUPPRESS                                                                  29:29          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT5_SUPPRESS_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT5_SUPPRESS_DISABLE                                                          0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT5_SUPPRESS_ENABLE                                                           0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT5_SKIP                                                                      30:30          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT5_SKIP_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT5_SKIP_DISABLE                                                              0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT5_SKIP_ENABLE                                                               0x00000001     /* RW--V */
#define NV_POFA_FALCON_IBRKPT5_EN                                                                        31:31          /* RWIVF */
#define NV_POFA_FALCON_IBRKPT5_EN_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FALCON_IBRKPT5_EN_DISABLE                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_IBRKPT5_EN_ENABLE                                                                 0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD                                                                           0x00844200     /* RW-4R */
#define NV_POFA_FALCON_ICD_CMD__PRIV_LEVEL_MASK                                                          0x00844220 /*       */
#define NV_POFA_FALCON_ICD_CMD_OPC                                                                       3:0            /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_OPC_STOP                                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_RUN                                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_JRUN                                                                  0x00000002     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_RUNB                                                                  0x00000003     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_JRUNB                                                                 0x00000004     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_STEP                                                                  0x00000005     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_JSTEP                                                                 0x00000006     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_EMASK                                                                 0x00000007     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_RREG                                                                  0x00000008     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_WREG                                                                  0x00000009     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_RDM                                                                   0x0000000a     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_WDM                                                                   0x0000000b     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_RCM                                                                   0x0000000c     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_WCM                                                                   0x0000000d     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_RSTAT                                                                 0x0000000e     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_OPC_SBU                                                                   0x0000000f     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_SZ                                                                        7:6            /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_SZ_B                                                                      0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_SZ_HW                                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_SZ_W                                                                      0x00000002     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX                                                                       12:8           /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG0                                                                  0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG1                                                                  0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG2                                                                  0x00000002     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG3                                                                  0x00000003     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG4                                                                  0x00000004     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG5                                                                  0x00000005     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG6                                                                  0x00000006     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG7                                                                  0x00000007     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG8                                                                  0x00000008     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG9                                                                  0x00000009     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG10                                                                 0x0000000a     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG11                                                                 0x0000000b     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG12                                                                 0x0000000c     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG13                                                                 0x0000000d     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG14                                                                 0x0000000e     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_REG15                                                                 0x0000000f     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_IV0                                                                   0x00000010     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_IV1                                                                   0x00000011     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_EV                                                                    0x00000013     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_SP                                                                    0x00000014     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_PC                                                                    0x00000015     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_IMB                                                                   0x00000016     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_DMB                                                                   0x00000017     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_CSW                                                                   0x00000018     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_CCR                                                                   0x00000019     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_SEC                                                                   0x0000001a     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_CTX                                                                   0x0000001b     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_EXCI                                                                  0x0000001c     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_SEC1                                                                  0x0000001e     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_IMB1                                                                  0x0000001e     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_DMB1                                                                  0x0000001f     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_RSTAT0                                                                0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_RSTAT1                                                                0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_RSTAT2                                                                0x00000002     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_RSTAT3                                                                0x00000003     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_RSTAT4                                                                0x00000004     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_RSTAT5                                                                0x00000005     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_WB0                                                                   0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_WB1                                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_WB2                                                                   0x00000002     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_IDX_WB3                                                                   0x00000003     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_ERROR                                                                     14:14          /* R--VF */
#define NV_POFA_FALCON_ICD_CMD_ERROR_TRUE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_ICD_CMD_ERROR_FALSE                                                               0x00000000     /* R---V */
#define NV_POFA_FALCON_ICD_CMD_RDVLD                                                                     15:15          /* R--VF */
#define NV_POFA_FALCON_ICD_CMD_RDVLD_TRUE                                                                0x00000001     /* R---V */
#define NV_POFA_FALCON_ICD_CMD_RDVLD_FALSE                                                               0x00000000     /* R---V */
#define NV_POFA_FALCON_ICD_CMD_PARM                                                                      31:16          /*       */
#define NV_POFA_FALCON_ICD_CMD_EMASK                                                                     31:16          /*       */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP0                                                               16:16          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP0_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP0_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP1                                                               17:17          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP1_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP1_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP2                                                               18:18          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP2_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP2_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP3                                                               19:19          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP3_TRUE                                                          0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_TRAP3_FALSE                                                         0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_UNIMP                                                           20:20          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_UNIMP_TRUE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_UNIMP_FALSE                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IMISS                                                           21:21          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IMISS_TRUE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IMISS_FALSE                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IMHIT                                                           22:22          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IMHIT_TRUE                                                      0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IMHIT_FALSE                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IBREAK                                                          23:23          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IBREAK_TRUE                                                     0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXC_IBREAK_FALSE                                                    0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV0                                                                 24:24          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV0_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV0_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV1                                                                 25:25          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV1_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV1_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV2                                                                 26:26          /* RWXVF */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV2_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_IV2_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_ICD_CMD_EMASK_EXT                                                                 31:27          /* RWXVF */
#define NV_POFA_FALCON_ICD_ADDR                                                                          0x00844204     /* RW-4R */
#define NV_POFA_FALCON_ICD_ADDR__PRIV_LEVEL_MASK                                                         0x00844220 /*       */
#define NV_POFA_FALCON_ICD_ADDR_ADDR                                                                     31:0           /* RWXVF */
#define NV_POFA_FALCON_ICD_WDATA                                                                         0x00844208     /* RW-4R */
#define NV_POFA_FALCON_ICD_WDATA__PRIV_LEVEL_MASK                                                        0x00844220 /*       */
#define NV_POFA_FALCON_ICD_WDATA_DATA                                                                    31:0           /* RWXVF */
#define NV_POFA_FALCON_ICD_RDATA                                                                         0x0084420c     /* R--4R */
#define NV_POFA_FALCON_ICD_RDATA__PRIV_LEVEL_MASK                                                        0x00844220 /*       */
#define NV_POFA_FALCON_ICD_RDATA_DATA                                                                    31:0           /* R--VF */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_MEM_STALL                                                        0:0            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL                                                        1:1            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL                                                      2:2            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_TRUE                                                 1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_FALSE                                                0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DIV_STALL                                                        3:3            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ                                                   4:4            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_TRUE                                              1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_FALSE                                             0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING                                              5:5            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_TRUE                                         1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_FALSE                                        0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING                                              6:6            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_TRUE                                         1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_FALSE                                        0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_ANY_STALL                                                        7:7            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL                                                     8:8            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_TRUE                                                1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_FALSE                                               0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL                                                      9:9            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_TRUE                                                 1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_FALSE                                                0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL                                                       10:10          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_TRUE                                                  1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_FALSE                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SP_STALL                                                         11:11          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SP_STALL_TRUE                                                    1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_SP_STALL_FALSE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_BL_STALL                                                         12:12          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_BL_STALL_TRUE                                                    1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_BL_STALL_FALSE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_IPND_STALL                                                       13:13          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_TRUE                                                  1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_FALSE                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL                                                      14:14          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_TRUE                                                 1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_FALSE                                                0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL                                                    16:16          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_TRUE                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_FALSE                                              0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH                                                   20:20          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_TRUE                                              1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_FALSE                                             0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH                                                      21:21          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_TRUE                                                 1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_FALSE                                                0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH                                                        22:22          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_FASLE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_IRQ_FLUSH                                                        25:23          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_VALIDRD                                                          28:28          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_VALIDRD_TRUE                                                     1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_VALIDRD_FALSE                                                    0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_WAITING                                                          29:29          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_WAITING_TRUE                                                     1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_WAITING_FALSE                                                    0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_HALTED                                                           30:30          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_HALTED_TRUE                                                      1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_HALTED_FALSE                                                     0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL                                                        31:31          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB_ALLOC                                                         3:0            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB_VALID                                                         7:4            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB0_SZ                                                           9:8            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_BYTE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_HALFWORD                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_WORD                                                   2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB1_SZ                                                           11:10          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_BYTE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_HALFWORD                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_WORD                                                   2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB2_SZ                                                           13:12          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_BYTE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_HALFWORD                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_WORD                                                   2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB3_SZ                                                           15:14          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_BYTE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_HALFWORD                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_WORD                                                   2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB0_IDX                                                          19:16          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB1_IDX                                                          23:20          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB2_IDX                                                          27:24          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT1_WB3_IDX                                                          31:28          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_DMA_ENABLE                                                       4:4            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_LDSTQ_NUM                                                        7:5            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_DMAQ_NUM                                                         12:8           /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_EM_BUSY                                                          19:16          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_EM_ACKED                                                         23:20          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_EM_ISWR                                                          27:24          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT2_EM_DVLD                                                          31:28          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE                                                        0:0            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE                                                       1:1            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_TRUE                                                  1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_FALSE                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE                                                         2:2            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_TRUE                                                    1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_FALSE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE                                                         3:3            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_TRUE                                                    1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_FALSE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE                                                        4:4            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_TRUE                                                   1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_FALSE                                                  0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY                                                       5:5            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_TRUE                                                  1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_FALSE                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CSWIE                                                            8:6            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CSWE                                                             10:10          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE                                                      14:12          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_IDLE                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_CHECK                                             1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE                                              2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE_WAIT                                         3              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_BLK_BIND                                          4              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESET                                             5              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESETWAIT                                         6              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_ACK                                               7              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND                                                       15:15          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_TRUE                                                  1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_FALSE                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE                                                   17:17          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_TRUE                                              1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_FALSE                                             0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY                                                   18:18          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_TRUE                                              1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_FALSE                                             0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY                                                    19:19          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_TRUE                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_FALSE                                              0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY                                                      20:20          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_TRUE                                                 1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_FALSE                                                0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY                                                      21:21          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_TRUE                                                 1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_FALSE                                                0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY                                                     22:22          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_TRUE                                                1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_FALSE                                               0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK                                                    23:23          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_TRUE                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_FALSE                                              0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE                                                         24:24          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_TRUE                                                    1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_FALSE                                                   0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_STATE                                                        1:0            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_NORMAL                                                 0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_ISSUE_CLEAR                                       1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_EXLDQ_CLEAR                                       2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_FULL_DBG_MODE                                          3              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_MODE                                                         3:2            /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_SUPPRESSICD                                             0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_IBRK                                           1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_STEP                                           2              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK                                                        31:16          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0                                                  16:16          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_TRUE                                             1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_FALSE                                            0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1                                                  17:17          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_TRUE                                             1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_FALSE                                            0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2                                                  18:18          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_TRUE                                             1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_FALSE                                            0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3                                                  19:19          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_TRUE                                             1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_FALSE                                            0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP                                              20:20          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_TRUE                                         1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_FALSE                                        0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS                                              21:21          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_TRUE                                         1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_FALSE                                        0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT                                              22:22          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_TRUE                                         1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_FALSE                                        0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK                                             23:23          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_TRUE                                        1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_FALSE                                       0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0                                                    24:24          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_TRUE                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_FALSE                                              0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1                                                    25:25          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_TRUE                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_FALSE                                              0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2                                                    26:26          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_TRUE                                               1              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_FALSE                                              0              /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXT                                                    31:27          /*       */
#define NV_POFA_FALCON_ICD_RDATA_RSTAT5_LRU_STATE                                                        7:0            /*       */
#define NV_POFA_FALCON_RSTAT0                                                                            0x008440d8     /* R--4R */
#define NV_POFA_FALCON_RSTAT0__PRIV_LEVEL_MASK                                                           0x00844224 /*       */
#define NV_POFA_FALCON_RSTAT0_MEM_STALL                                                                  0:0            /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_DMA_STALL                                                                  1:1            /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_FENCE_STALL                                                                2:2            /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_DIV_STALL                                                                  3:3            /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_SB_FULL_STALL                                                              8:8            /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_SB_HIT_STALL                                                               9:9            /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_FLOW_STALL                                                                 10:10          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_SP_STALL                                                                   11:11          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_BL_STALL                                                                   12:12          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_NO_INSTR_STALL                                                             16:16          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_HALTSTOP_FLUSH                                                             20:20          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_AFILL_FLUSH                                                                21:21          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_EXC_FLUSH                                                                  22:22          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_IRQ_FLUSH                                                                  25:23          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_VALID                                                                      28:28          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_WAITING                                                                    29:29          /* R-XVF */
#define NV_POFA_FALCON_RSTAT0_HALTED                                                                     30:30          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3                                                                            0x008440dc     /* R--4R */
#define NV_POFA_FALCON_RSTAT3_MTHD_IDLE                                                                  0:0            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_CTXSW_IDLE                                                                 1:1            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_DMA_IDLE                                                                   2:2            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_SCP_IDLE                                                                   3:3            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_LDST_IDLE                                                                  4:4            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_SBWB_EMPTY                                                                 5:5            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_CSWIE                                                                      8:6            /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_CSWE                                                                       10:10          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_CTXSW_STATE                                                                14:12          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_CTXSW_PEND                                                                 15:15          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_DMA_FBREQ_IDLE                                                             17:17          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_DMA_ACKQ_EMPTY                                                             18:18          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_DMA_RDQ_EMPTY                                                              19:19          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_DMA_WR_BUSY                                                                20:20          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_DMA_RD_BUSY                                                                21:21          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_LDST_XT_BUSY                                                               22:22          /* R-XVF */
#define NV_POFA_FALCON_RSTAT3_LDST_XT_BLOCK                                                              23:23          /* R-XVF */
#define NV_POFA_FALCON_TRACEIDX                                                                          0x00844148     /* RW-4R */
#define NV_POFA_FALCON_TRACEIDX__PRIV_LEVEL_MASK                                                         0x0084419c /*       */
#define NV_POFA_FALCON_TRACEIDX_CNT                                                                      31:24          /* R-IVF */
#define NV_POFA_FALCON_TRACEIDX_CNT_INIT                                                                 0x00000000     /* R-I-V */
#define NV_POFA_FALCON_TRACEIDX_MAXIDX                                                                   23:16          /* R--VF */
#define NV_POFA_FALCON_TRACEIDX_IDX                                                                      7:0            /* RWIVF */
#define NV_POFA_FALCON_TRACEIDX_IDX_INIT                                                                 0x00000000     /* RWI-V */
#define NV_POFA_FALCON_TRACEPC                                                                           0x0084414c     /* R--4R */
#define NV_POFA_FALCON_TRACEPC__PRIV_LEVEL_MASK                                                          0x0084419c /*       */
#define NV_POFA_FALCON_TRACEPC_PC                                                                        23:0           /* R--VF */
#define NV_POFA_FALCON_TRACEINFO                                                                         0x0084417c     /* R--4R */
#define NV_POFA_FALCON_TRACEINFO__PRIV_LEVEL_MASK                                                        0x0084419c /*       */
#define NV_POFA_FALCON_TRACEINFO_COUNT                                                                   15:0           /* R--VF */
#define NV_POFA_FALCON_IMCTL                                                                             0x00844140     /* RW-4R */
#define NV_POFA_FALCON_IMCTL__PRIV_LEVEL_MASK                                                            0x0084428c /*       */
#define NV_POFA_FALCON_IMCTL_ADDR_BLK                                                                    23:0           /* RWXVF */
#define NV_POFA_FALCON_IMCTL_CMD                                                                         26:24          /* RWXVF */
#define NV_POFA_FALCON_IMCTL_CMD_NOP                                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMCTL_CMD_IMINV                                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_IMCTL_CMD_IMBLK                                                                   0x00000002     /* RW--V */
#define NV_POFA_FALCON_IMCTL_CMD_IMTAG                                                                   0x00000003     /* RW--V */
#define NV_POFA_FALCON_IMCTL_CMD_IMTAG_SETVLD                                                            0x00000004     /* RW--V */
#define NV_POFA_FALCON_IMCTL_DEBUG                                                                       0x0084415c     /* RW-4R */
#define NV_POFA_FALCON_IMCTL_DEBUG_ADDR_BLK                                                              23:0           /* RWXVF */
#define NV_POFA_FALCON_IMCTL_DEBUG_CMD                                                                   26:24          /* RWXVF */
#define NV_POFA_FALCON_IMCTL_DEBUG_CMD_NOP                                                               0x00000000     /* RW--V */
#define NV_POFA_FALCON_IMCTL_DEBUG_CMD_IMBLK                                                             0x00000002     /* RW--V */
#define NV_POFA_FALCON_IMCTL_DEBUG_CMD_IMTAG                                                             0x00000003     /* RW--V */
#define NV_POFA_FALCON_IMSTAT                                                                            0x00844144     /* RW-4R */
#define NV_POFA_FALCON_IMSTAT__PRIV_LEVEL_MASK                                                           0x0084428c /*       */
#define NV_POFA_FALCON_IMSTAT_VAL                                                                        31:0           /* RWXVF */
#define NV_POFA_FALCON_DMCTL                                                                             0x00844260     /* RW-4R */
#define NV_POFA_FALCON_DMCTL__PRIV_LEVEL_MASK                                                            0x0084428c /*       */
#define NV_POFA_FALCON_DMCTL_ADDR_BLK                                                                    23:0           /* RWXVF */
#define NV_POFA_FALCON_DMCTL_CMD                                                                         26:24          /* RWXVF */
#define NV_POFA_FALCON_DMCTL_CMD_NOP                                                                     0x00000000     /* RW--V */
#define NV_POFA_FALCON_DMCTL_CMD_DMINV                                                                   0x00000001     /* RW--V */
#define NV_POFA_FALCON_DMCTL_CMD_DMBLK                                                                   0x00000002     /* RW--V */
#define NV_POFA_FALCON_DMCTL_CMD_DMTAG                                                                   0x00000003     /* RW--V */
#define NV_POFA_FALCON_DMCTL_CMD_DMTAG_SETVLD                                                            0x00000004     /* RW--V */
#define NV_POFA_FALCON_DMCTL_CMD_DMCLEAN                                                                 0x00000005     /* RW--V */
#define NV_POFA_FALCON_DMCTL_CMD_DMLVL                                                                   0x00000006     /* RW--V */
#define NV_POFA_FALCON_DMSTAT                                                                            0x00844264     /* RW-4R */
#define NV_POFA_FALCON_DMSTAT__PRIV_LEVEL_MASK                                                           0x0084428c /*       */
#define NV_POFA_FALCON_DMSTAT_VAL                                                                        31:0           /* RWXVF */
#define NV_POFA_FALCON_DMVACTL                                                                           0x00844268     /* RW-4R */
#define NV_POFA_FALCON_DMVACTL__PRIV_LEVEL_MASK                                                          0x00844198 /*       */
#define NV_POFA_FALCON_DMVACTL_BOUND                                                                     31:0           /* RWIVF */
#define NV_POFA_FALCON_DMVACTL_BOUND_INIT                                                                0x00000080     /* RWI-V */
#define NV_POFA_FALCON_CSBERRSTAT                                                                        0x00844244     /* RW-4R */
#define NV_POFA_FALCON_CSBERRSTAT__PRIV_LEVEL_MASK                                                       0x0084422c /*       */
#define NV_POFA_FALCON_CSBERRSTAT_PC                                                                     23:0           /* R--VF */
#define NV_POFA_FALCON_CSBERRSTAT_ENABLE                                                                 30:30          /* RWIVF */
#define NV_POFA_FALCON_CSBERRSTAT_ENABLE_INIT                                                            0x00000001     /* RWI-V */
#define NV_POFA_FALCON_CSBERRSTAT_ENABLE_TRUE                                                            0x00000001     /* RW--V */
#define NV_POFA_FALCON_CSBERRSTAT_ENABLE_FALSE                                                           0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERRSTAT_VALID                                                                  31:31          /* RWIVF */
#define NV_POFA_FALCON_CSBERRSTAT_VALID_INIT                                                             0x00000000     /* RWI-V */
#define NV_POFA_FALCON_CSBERRSTAT_VALID_TRUE                                                             0x00000001     /* RW--V */
#define NV_POFA_FALCON_CSBERRSTAT_VALID_FALSE                                                            0x00000000     /* RW--V */
#define NV_POFA_FALCON_CSBERR_ADDR                                                                       0x0084424c     /* R--4R */
#define NV_POFA_FALCON_CSBERR_ADDR__PRIV_LEVEL_MASK                                                      0x0084422c /*       */
#define NV_POFA_FALCON_CSBERR_ADDR_VAL                                                                   31:0           /* R--VF */
#define NV_POFA_FALCON_CSBERR_INFO                                                                       0x00844248     /* R--4R */
#define NV_POFA_FALCON_CSBERR_INFO__PRIV_LEVEL_MASK                                                      0x0084422c /*       */
#define NV_POFA_FALCON_CSBERR_INFO_VAL                                                                   31:0           /* R--VF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK                                                           0x00844470     /* RWI4R */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION                                           3:0            /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                        0x0000000f     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                    0:0            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                    1:1            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                    2:2            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                    3:3            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION                                          7:4            /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                   4:4            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                   5:5            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                   6:6            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                   7:7            /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_VIOLATION                                            8:8            /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_VIOLATION                                           9:9            /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                       10:10          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                      11:11          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_ENABLE                                             31:12          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                         0x000fffff     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG(i)                                                                         (0x00844400+(i)*4) /* RW-4A */
#define NV_POFA_FBIF_TRANSCFG__SIZE_1                                                                    8              /*       */
#define NV_POFA_FBIF_TRANSCFG__PRIV_LEVEL_MASK                                                           0x00844470 /*       */
#define NV_POFA_FBIF_TRANSCFG_TARGET                                                                     1:0            /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_TARGET_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_TARGET_LOCAL_FB                                                            0x00000000     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_TARGET_COHERENT_SYSMEM                                                     0x00000001     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_TARGET_NONCOHERENT_SYSMEM                                                  0x00000002     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_MEM_TYPE                                                                   2:2            /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_MEM_TYPE_INIT                                                              0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_MEM_TYPE_VIRTUAL                                                           0x00000000     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_MEM_TYPE_PHYSICAL                                                          0x00000001     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_L2C_WR                                                                     5:4            /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_L2C_WR_INIT                                                                0x00000001     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_L2C_WR_L2_EVICT_FIRST                                                      0x00000000     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_L2C_WR_L2_EVICT_NORMAL                                                     0x00000001     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_L2C_WR_L2_EVICT_LAST                                                       0x00000002     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_L2C_RD                                                                     9:8            /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_L2C_RD_INIT                                                                0x00000001     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_L2C_RD_L2_EVICT_FIRST                                                      0x00000000     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_L2C_RD_L2_EVICT_NORMAL                                                     0x00000001     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_L2C_RD_L2_EVICT_LAST                                                       0x00000002     /* R---V */
#define NV_POFA_FBIF_TRANSCFG_WACHK0                                                                     12:12          /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_WACHK0_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_WACHK0_ENABLE                                                              0x00000001     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_WACHK0_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_WACHK1                                                                     13:13          /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_WACHK1_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_WACHK1_ENABLE                                                              0x00000001     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_WACHK1_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_RACHK0                                                                     14:14          /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_RACHK0_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_RACHK0_ENABLE                                                              0x00000001     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_RACHK0_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_RACHK1                                                                     15:15          /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_RACHK1_INIT                                                                0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_RACHK1_ENABLE                                                              0x00000001     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_RACHK1_DISABLE                                                             0x00000000     /* RW--V */
#define NV_POFA_FBIF_TRANSCFG_ENGINE_ID_FLAG                                                             16:16          /* RWIVF */
#define NV_POFA_FBIF_TRANSCFG_ENGINE_ID_FLAG_BAR2_FN0                                                    0x00000000     /* RWI-V */
#define NV_POFA_FBIF_TRANSCFG_ENGINE_ID_FLAG_OWN                                                         0x00000001     /* RW--V */
#define NV_POFA_FBIF_INSTBLK                                                                             0x00844420     /* R--4R */
#define NV_POFA_FBIF_INSTBLK_PTR                                                                         27:0           /* R--VF */
#define NV_POFA_FBIF_INSTBLK_TARGET                                                                      29:28          /* R--VF */
#define NV_POFA_FBIF_INSTBLK_TARGET_LOCAL_FB                                                             0x00000000     /* R---V */
#define NV_POFA_FBIF_INSTBLK_TARGET_COHERENT_SYSMEM                                                      0x00000001     /* R---V */
#define NV_POFA_FBIF_INSTBLK_TARGET_NONCOHERENT_SYSMEM                                                   0x00000002     /* R---V */
#define NV_POFA_FBIF_BIND_STATUS                                                                         0x00844428     /* R--4R */
#define NV_POFA_FBIF_BIND_STATUS_STATUS                                                                  1:0            /* R-IVF */
#define NV_POFA_FBIF_BIND_STATUS_STATUS_NOT_BIND                                                         0x00000000     /* R-I-V */
#define NV_POFA_FBIF_BIND_STATUS_STATUS_BOUND                                                            0x00000002     /* R---V */
#define NV_POFA_FBIF_BIND_STATUS_GFID                                                                    9:4            /* R--VF */
#define NV_POFA_FBIF_BIND_STATUS_GFID_INIT                                                               0x00000000     /* R---V */
#define NV_POFA_FBIF_BIND_STATUS_ENGINE_ID                                                               23:16          /* R--VF */
#define NV_POFA_FBIF_CTL                                                                                 0x00844424     /* RW-4R */
#define NV_POFA_FBIF_CTL_FLUSH                                                                           0:0            /* RW-VF */
#define NV_POFA_FBIF_CTL_FLUSH_SET                                                                       0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_FLUSH_CLEAR                                                                     0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_INVAL_CONTEXT                                                                   2:2            /* RW-VF */
#define NV_POFA_FBIF_CTL_INVAL_CONTEXT_SET                                                               0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_INVAL_CONTEXT_CLEAR                                                             0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_CLR_BWCOUNT                                                                     3:3            /* RW-VF */
#define NV_POFA_FBIF_CTL_CLR_BWCOUNT_SET                                                                 0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_CLR_BWCOUNT_CLEAR                                                               0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_ENABLE                                                                          4:4            /* RWIVF */
#define NV_POFA_FBIF_CTL_ENABLE_INIT                                                                     0x00000001     /* RWI-V */
#define NV_POFA_FBIF_CTL_ENABLE_TRUE                                                                     0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_ENABLE_FALSE                                                                    0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_CLR_IDLEWDERR                                                                   5:5            /* RW-VF */
#define NV_POFA_FBIF_CTL_CLR_IDLEWDERR_SET                                                               0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_CLR_IDLEWDERR_CLEAR                                                             0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_RESET                                                                           6:6            /* RW-VF */
#define NV_POFA_FBIF_CTL_RESET_SET                                                                       0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_RESET_CLEAR                                                                     0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_ALLOW_PHYS_NO_CTX                                                               7:7            /* RWIVF */
#define NV_POFA_FBIF_CTL_ALLOW_PHYS_NO_CTX_INIT                                                          0x00000000     /* RWI-V */
#define NV_POFA_FBIF_CTL_ALLOW_PHYS_NO_CTX_DISALLOW                                                      0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_ALLOW_PHYS_NO_CTX_ALLOW                                                         0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_IDLE                                                                            8:8            /* R--VF */
#define NV_POFA_FBIF_CTL_IDLE_TRUE                                                                       0x00000001     /* R---V */
#define NV_POFA_FBIF_CTL_IDLE_FALSE                                                                      0x00000000     /* R---V */
#define NV_POFA_FBIF_CTL_IDLEWDERR                                                                       9:9            /* R--VF */
#define NV_POFA_FBIF_CTL_IDLEWDERR_TRUE                                                                  0x00000001     /* R---V */
#define NV_POFA_FBIF_CTL_IDLEWDERR_FALSE                                                                 0x00000000     /* R---V */
#define NV_POFA_FBIF_CTL_SRTOUT                                                                          10:10          /* R--VF */
#define NV_POFA_FBIF_CTL_SRTOUT_TRUE                                                                     0x00000001     /* R---V */
#define NV_POFA_FBIF_CTL_SRTOUT_FALSE                                                                    0x00000000     /* R---V */
#define NV_POFA_FBIF_CTL_CLR_SRTOUT                                                                      11:11          /* RW-VF */
#define NV_POFA_FBIF_CTL_CLR_SRTOUT_SET                                                                  0x00000001     /* RW--V */
#define NV_POFA_FBIF_CTL_CLR_SRTOUT_CLEAR                                                                0x00000000     /* RW--V */
#define NV_POFA_FBIF_CTL_SRTOVAL                                                                         19:16          /* RWIVF */
#define NV_POFA_FBIF_CTL_SRTOVAL_INIT                                                                    0x00000000     /* RWI-V */
#define NV_POFA_FBIF_THROTTLE                                                                            0x0084442c     /* RW-4R */
#define NV_POFA_FBIF_THROTTLE_BUCKET_SIZE                                                                11:0           /* RWIVF */
#define NV_POFA_FBIF_THROTTLE_BUCKET_SIZE_INIT                                                           0x00000064     /* RWI-V */
#define NV_POFA_FBIF_THROTTLE_LEAK_COUNT                                                                 27:16          /* RWIVF */
#define NV_POFA_FBIF_THROTTLE_LEAK_COUNT_DISABLE                                                         0x00000000     /* RWI-V */
#define NV_POFA_FBIF_THROTTLE_LEAK_SIZE                                                                  31:30          /* RWIVF */
#define NV_POFA_FBIF_THROTTLE_LEAK_SIZE_16B                                                              0x00000000     /* RW--V */
#define NV_POFA_FBIF_THROTTLE_LEAK_SIZE_32B                                                              0x00000001     /* RW--V */
#define NV_POFA_FBIF_THROTTLE_LEAK_SIZE_64B                                                              0x00000002     /* RWI-V */
#define NV_POFA_FBIF_THROTTLE_LEAK_SIZE_128B                                                             0x00000003     /* RW--V */
#define NV_POFA_FBIF_REGIONCFG                                                                           0x0084446c     /* RW-4R */
#define NV_POFA_FBIF_REGIONCFG__PRIV_LEVEL_MASK                                                          0x00844470 /*       */
#define NV_POFA_FBIF_REGIONCFG_T0                                                                        3:0            /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T0_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T1                                                                        7:4            /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T1_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T2                                                                        11:8           /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T2_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T3                                                                        15:12          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T3_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T4                                                                        19:16          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T4_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T5                                                                        23:20          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T5_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T6                                                                        27:24          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T6_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_REGIONCFG_T7                                                                        31:28          /* RWIVF */
#define NV_POFA_FBIF_REGIONCFG_T7_INIT                                                                   0x00000000     /* RWI-V */
#define NV_POFA_FBIF_CG1                                                                                 0x00844474     /* RW-4R */
#define NV_POFA_FBIF_CG1_SLCG                                                                            3:0            /*       */
#define NV_POFA_FBIF_CG1_SLCG_ENABLED                                                                    0              /*       */
#define NV_POFA_FBIF_CG1_SLCG_DISABLED                                                                   0xF            /*       */
#define NV_POFA_FBIF_CG1_SLCG__PROD                                                                      0x0            /*       */
#define NV_POFA_FBIF_CG1_SLCG_MSD0                                                                       0:0            /* RWIVF */
#define NV_POFA_FBIF_CG1_SLCG_MSD0_ENABLED                                                               0x00000000     /* RW--V */
#define NV_POFA_FBIF_CG1_SLCG_MSD0_DISABLED                                                              0x00000001     /* RWI-V */
#define NV_POFA_FBIF_CG1_SLCG_MSD1                                                                       1:1            /* RWIVF */
#define NV_POFA_FBIF_CG1_SLCG_MSD1_ENABLED                                                               0x00000000     /* RW--V */
#define NV_POFA_FBIF_CG1_SLCG_MSD1_DISABLED                                                              0x00000001     /* RWI-V */
#define NV_POFA_FBIF_CG1_SLCG_FB0                                                                        2:2            /* RWIVF */
#define NV_POFA_FBIF_CG1_SLCG_FB0_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_FBIF_CG1_SLCG_FB0_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_FBIF_CG1_SLCG_FB1                                                                        3:3            /* RWIVF */
#define NV_POFA_FBIF_CG1_SLCG_FB1_ENABLED                                                                0x00000000     /* RW--V */
#define NV_POFA_FBIF_CG1_SLCG_FB1_DISABLED                                                               0x00000001     /* RWI-V */
#define NV_POFA_FBIF_ACHK_BLK(i)                                                                         (0x00844430+(i)*8) /* RW-4A */
#define NV_POFA_FBIF_ACHK_BLK__SIZE_1                                                                    2              /*       */
#define NV_POFA_FBIF_ACHK_BLK_ADDR                                                                       31:0           /* RW-VF */
#define NV_POFA_FBIF_ACHK_CTL(i)                                                                         (0x00844434+(i)*8) /* RW-4A */
#define NV_POFA_FBIF_ACHK_CTL__SIZE_1                                                                    2              /*       */
#define NV_POFA_FBIF_ACHK_CTL_SIZE                                                                       4:0            /* RW-VF */
#define NV_POFA_FBIF_ACHK_CTL_TYPE                                                                       6:6            /* RW-VF */
#define NV_POFA_FBIF_ACHK_CTL_TYPE_INSIDE                                                                0x00000000     /* R---V */
#define NV_POFA_FBIF_ACHK_CTL_TYPE_OUTSIDE                                                               0x00000001     /* R---V */
#define NV_POFA_FBIF_ACHK_CTL_STATE                                                                      7:7            /* RW-VF */
#define NV_POFA_FBIF_ACHK_CTL_STATE_DISABLE                                                              0x00000000     /* R---V */
#define NV_POFA_FBIF_ACHK_CTL_STATE_ENABLE                                                               0x00000001     /* R---V */
#define NV_POFA_FBIF_ACHK_CTL_COUNT                                                                      31:16          /* RW-VF */
#define NV_POFA_FBIF_DBG_STAT0                                                                           0x00844440     /* R--4R */
#define NV_POFA_FBIF_DBG_STAT0__PRIV_LEVEL_MASK                                                          0x00844470 /*       */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE                                                                 3:0            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_IDLE                                                            0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_CHECK                                                           0x00000001     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_ALLOC                                                           0x00000002     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_ISSUE                                                           0x00000003     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_WDAT                                                            0x00000004     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_FLT_FLUSH                                                       0x00000005     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_HALT                                                            0x00000006     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_INST                                                            0x00000007     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_INST_ACK                                                        0x00000008     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_OBJ                                                             0x00000009     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_DSP_STATE_FLUSH                                                           0x0000000a     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_INST_VLD                                                                  4:4            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_INST_BOUND                                                                5:5            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_RICF_HAS_DATA                                                             6:6            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_ARQ_HAS_DATA                                                              7:7            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_MRQ_HAS_DATA                                                              8:8            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_FAULT_OR_HALT                                                             9:9            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_ORQ_NOT_FULL                                                              10:10          /* R-IUF */
#define NV_POFA_FBIF_DBG_STAT0_ORQ_NOT_FULL_TRUE                                                         0x00000001     /* R-I-V */
#define NV_POFA_FBIF_DBG_STAT0_ORQ_NOT_FULL_FLASE                                                        0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_FLUSH_OUTSTANDING                                                         11:11          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_DISPATCH_IDLE                                                             12:12          /* R-IUF */
#define NV_POFA_FBIF_DBG_STAT0_DISPATCH_IDLE_TRUE                                                        0x00000001     /* R-I-V */
#define NV_POFA_FBIF_DBG_STAT0_DISPATCH_IDLE_FALSE                                                       0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_MWF_FSM_STATE                                                             17:16          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_MWF_FSM_STATE_IDLE                                                        0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_MWF_FSM_STATE_COMMIT                                                      0x00000001     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_MWF_FSM_STATE_ROLLBACK                                                    0x00000002     /* R---V */
#define NV_POFA_FBIF_DBG_STAT0_MWF_HAS_DATA                                                              18:18          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_MWF_COMMIT_COUNT                                                          24:19          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_RQQ_FULL                                                            25:25          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_WDF_FULL                                                            26:26          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_FB_BUSY                                                             27:27          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_ORQ_FULL                                                            28:28          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_RDM_ALLOC                                                           29:29          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_RDM_PORTQ                                                           30:30          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT0_STALL_RDM_CLIENT                                                          31:31          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1                                                                           0x00844444     /* R--4R */
#define NV_POFA_FBIF_DBG_STAT1__PRIV_LEVEL_MASK                                                          0x00844470 /*       */
#define NV_POFA_FBIF_DBG_STAT1_FLT_STATE                                                                 1:0            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FLT_FAULTED                                                               2:2            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FLT_BUSY                                                                  3:3            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_ACKF_HAS_DATA                                                             4:4            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_ORQ_HAS_DATA                                                              5:5            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_ALL_READS_DONE                                                            6:6            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FBR_IDLE                                                                  8:8            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FBR_FAULTED                                                               9:9            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FBR_FB_BUSY                                                               10:10          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FBR_PKT2FB_VLD                                                            11:11          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FBR_RCV_DATA_VALID                                                        12:12          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_FBR_RCV_DATA_TYPE                                                         15:14          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_WDF_FSM_STATE                                                             17:16          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_WDF_FSM_STATE_IDLE                                                        0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT1_WDF_FSM_STATE_COMMIT                                                      0x00000001     /* R---V */
#define NV_POFA_FBIF_DBG_STAT1_WDF_FSM_STATE_ROLLBACK                                                    0x00000002     /* R---V */
#define NV_POFA_FBIF_DBG_STAT1_WDF_HAS_DATA                                                              18:18          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_WDF_COMMIT_COUNT                                                          23:19          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_RDM_STATE                                                                 25:24          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_RDM_STATE_IDLE                                                            0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT1_RDM_STATE_WAITBUF                                                         0x00000001     /* R---V */
#define NV_POFA_FBIF_DBG_STAT1_RDM_STATE_SAVEBUF                                                         0x00000002     /* R---V */
#define NV_POFA_FBIF_DBG_STAT1_RDM_ANY_READY                                                             26:26          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_RDM_DAQ_HAS_DATA                                                          27:27          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_RDM_DEALLOC_COUNT                                                         30:28          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT1_RDATA_WAIT                                                                31:31          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT2                                                                           0x00844448     /* R--4R */
#define NV_POFA_FBIF_DBG_STAT2__PRIV_LEVEL_MASK                                                          0x00844470 /*       */
#define NV_POFA_FBIF_DBG_STAT2_FAULTED_PORTID                                                            5:0            /* R--UF */
#define NV_POFA_FBIF_DBG_STAT2_FAULTED_SUBID                                                             12:6           /* R--UF */
#define NV_POFA_FBIF_DBG_STAT2_FAULTED_SRCQ                                                              13:13          /* R--UF */
#define NV_POFA_FBIF_DBG_STAT2_FAULTED_SRCQ_ARQ                                                          0x00000001     /* R---V */
#define NV_POFA_FBIF_DBG_STAT2_FAULTED_SRCQ_MRQ                                                          0x00000000     /* R---V */
#define NV_POFA_FBIF_DBG_STAT2_FAULTED_VLD                                                               14:14          /* R--UF */
#define NV_POFA_FBIF_DBG_RDCOUNT_LO                                                                      0x00844450     /* R--4R */
#define NV_POFA_FBIF_DBG_RDCOUNT_LO__PRIV_LEVEL_MASK                                                     0x00844470 /*       */
#define NV_POFA_FBIF_DBG_RDCOUNT_LO_DATA                                                                 31:0           /* R--UF */
#define NV_POFA_FBIF_DBG_RDCOUNT_HI                                                                      0x00844454     /* R--4R */
#define NV_POFA_FBIF_DBG_RDCOUNT_HI__PRIV_LEVEL_MASK                                                     0x00844470 /*       */
#define NV_POFA_FBIF_DBG_RDCOUNT_HI_DATA                                                                 31:0           /* R--UF */
#define NV_POFA_FBIF_DBG_WRCOUNT_LO                                                                      0x00844458     /* R--4R */
#define NV_POFA_FBIF_DBG_WRCOUNT_LO__PRIV_LEVEL_MASK                                                     0x00844470 /*       */
#define NV_POFA_FBIF_DBG_WRCOUNT_LO_DATA                                                                 31:0           /* R--UF */
#define NV_POFA_FBIF_DBG_WRCOUNT_HI                                                                      0x0084445c     /* R--4R */
#define NV_POFA_FBIF_DBG_WRCOUNT_HI__PRIV_LEVEL_MASK                                                     0x00844470 /*       */
#define NV_POFA_FBIF_DBG_WRCOUNT_HI_DATA                                                                 31:0           /* R--UF */
#define NV_POFA_FBIF_BW_ALLOC                                                                            0x0084444c     /* RW-4R */
#define NV_POFA_FBIF_BW_ALLOC_VAL                                                                        31:0           /*       */
#define NV_POFA_FBIF_BW_ALLOC_INT_RD                                                                     7:0            /* RW-VF */
#define NV_POFA_FBIF_BW_ALLOC_INT_WR                                                                     15:8           /* RW-VF */
#define NV_POFA_FBIF_BW_ALLOC_EXT_RD                                                                     23:16          /* RW-VF */
#define NV_POFA_FBIF_BW_ALLOC_REQ_T                                                                      31:24          /* RW-VF */
#endif // __ga102_dev_ofa_pri_h__
