#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ff27416ec00 .scope module, "Sync_Pulse_tb" "Sync_Pulse_tb" 2 6;
 .timescale -9 -9;
v0x5ff274190100_0 .net "H_Sync", 0 0, v0x5ff27418bfb0_0;  1 drivers
v0x5ff2741901c0_0 .net "V_Sync", 0 0, v0x5ff27418c070_0;  1 drivers
v0x5ff2741902d0_0 .net "b0", 0 0, L_0x5ff2741a1310;  1 drivers
v0x5ff274190370_0 .net "b1", 0 0, L_0x5ff2741a1400;  1 drivers
v0x5ff274190440_0 .net "b2", 0 0, L_0x5ff2741a1540;  1 drivers
v0x5ff274190530_0 .net "g0", 0 0, L_0x5ff2741a0f70;  1 drivers
v0x5ff274190600_0 .net "g1", 0 0, L_0x5ff2741a1060;  1 drivers
v0x5ff2741906d0_0 .net "g2", 0 0, L_0x5ff2741a1150;  1 drivers
v0x5ff2741907a0_0 .net "r0", 0 0, L_0x5ff2741a0c50;  1 drivers
v0x5ff274190870_0 .net "r1", 0 0, L_0x5ff2741a0d90;  1 drivers
v0x5ff274190940_0 .net "r2", 0 0, L_0x5ff2741a0e80;  1 drivers
v0x5ff274190a10_0 .var "r_Clock", 0 0;
S_0x5ff27416e8f0 .scope module, "inst" "top_VGA" 2 11, 3 9 0, S_0x5ff27416ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SW1";
    .port_info 2 /INPUT 1 "SW2";
    .port_info 3 /INPUT 1 "SW3";
    .port_info 4 /INPUT 1 "SW4";
    .port_info 5 /OUTPUT 1 "VGA_HS";
    .port_info 6 /OUTPUT 1 "VGA_VS";
    .port_info 7 /OUTPUT 1 "VGA_R0";
    .port_info 8 /OUTPUT 1 "VGA_R1";
    .port_info 9 /OUTPUT 1 "VGA_R2";
    .port_info 10 /OUTPUT 1 "VGA_G0";
    .port_info 11 /OUTPUT 1 "VGA_G1";
    .port_info 12 /OUTPUT 1 "VGA_G2";
    .port_info 13 /OUTPUT 1 "VGA_B0";
    .port_info 14 /OUTPUT 1 "VGA_B1";
    .port_info 15 /OUTPUT 1 "VGA_B2";
v0x5ff27418ecc0_0 .net "CLK", 0 0, v0x5ff274190a10_0;  1 drivers
L_0x7edfddfb70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ff27418ed60_0 .net "SW1", 0 0, L_0x7edfddfb70a8;  1 drivers
L_0x7edfddfb70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ff27418ee70_0 .net "SW2", 0 0, L_0x7edfddfb70f0;  1 drivers
L_0x7edfddfb7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ff27418ef60_0 .net "SW3", 0 0, L_0x7edfddfb7138;  1 drivers
L_0x7edfddfb7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ff27418f050_0 .net "SW4", 0 0, L_0x7edfddfb7180;  1 drivers
v0x5ff27418f190_0 .net "VGA_B0", 0 0, L_0x5ff2741a1310;  alias, 1 drivers
v0x5ff27418f230_0 .net "VGA_B1", 0 0, L_0x5ff2741a1400;  alias, 1 drivers
v0x5ff27418f2d0_0 .net "VGA_B2", 0 0, L_0x5ff2741a1540;  alias, 1 drivers
v0x5ff27418f390_0 .net "VGA_G0", 0 0, L_0x5ff2741a0f70;  alias, 1 drivers
v0x5ff27418f450_0 .net "VGA_G1", 0 0, L_0x5ff2741a1060;  alias, 1 drivers
v0x5ff27418f510_0 .net "VGA_G2", 0 0, L_0x5ff2741a1150;  alias, 1 drivers
v0x5ff27418f5d0_0 .net "VGA_HS", 0 0, v0x5ff27418bfb0_0;  alias, 1 drivers
v0x5ff27418f670_0 .net "VGA_R0", 0 0, L_0x5ff2741a0c50;  alias, 1 drivers
v0x5ff27418f710_0 .net "VGA_R1", 0 0, L_0x5ff2741a0d90;  alias, 1 drivers
v0x5ff27418f7d0_0 .net "VGA_R2", 0 0, L_0x5ff2741a0e80;  alias, 1 drivers
v0x5ff27418f890_0 .net "VGA_VS", 0 0, v0x5ff27418c070_0;  alias, 1 drivers
v0x5ff27418f930_0 .net "w_Blue", 2 0, v0x5ff274165d60_0;  1 drivers
v0x5ff27418f9d0_0 .net "w_Green", 2 0, v0x5ff27418b300_0;  1 drivers
RS_0x7edfde297528 .resolv tri, v0x5ff27418cb50_0, v0x5ff27418cc20_0;
v0x5ff27418fa70_0 .net8 "w_H_Sync", 0 0, RS_0x7edfde297528;  2 drivers
v0x5ff27418fb10_0 .net "w_Red", 2 0, v0x5ff27418b3a0_0;  1 drivers
v0x5ff27418fbb0_0 .net "w_SW1", 0 0, L_0x5ff27413d5e0;  1 drivers
v0x5ff27418fc80_0 .net "w_SW2", 0 0, L_0x5ff27413c100;  1 drivers
v0x5ff27418fd50_0 .net "w_SW3", 0 0, L_0x5ff27413abf0;  1 drivers
v0x5ff27418fe20_0 .net "w_SW4", 0 0, L_0x5ff2741626e0;  1 drivers
o0x7edfde297558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff27418fef0_0 .net "w_V_Sync", 0 0, o0x7edfde297558;  0 drivers
L_0x5ff2741a0c50 .part v0x5ff27418b3a0_0, 0, 1;
L_0x5ff2741a0d90 .part v0x5ff27418b3a0_0, 1, 1;
L_0x5ff2741a0e80 .part v0x5ff27418b3a0_0, 2, 1;
L_0x5ff2741a0f70 .part v0x5ff27418b300_0, 0, 1;
L_0x5ff2741a1060 .part v0x5ff27418b300_0, 1, 1;
L_0x5ff2741a1150 .part v0x5ff27418b300_0, 2, 1;
L_0x5ff2741a1310 .part v0x5ff274165d60_0, 0, 1;
L_0x5ff2741a1400 .part v0x5ff274165d60_0, 1, 1;
L_0x5ff2741a1540 .part v0x5ff274165d60_0, 2, 1;
S_0x5ff27414c300 .scope module, "Pattern_GenInst" "Pattern_Generator" 3 57, 4 1 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "i_SW1";
    .port_info 2 /INPUT 1 "i_SW2";
    .port_info 3 /INPUT 1 "i_SW3";
    .port_info 4 /INPUT 1 "i_SW4";
    .port_info 5 /OUTPUT 3 "Red";
    .port_info 6 /OUTPUT 3 "Green";
    .port_info 7 /OUTPUT 3 "Blue";
v0x5ff274165d60_0 .var "Blue", 2 0;
v0x5ff27416b060_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418b300_0 .var "Green", 2 0;
v0x5ff27418b3a0_0 .var "Red", 2 0;
v0x5ff27418b460_0 .net "i_SW1", 0 0, L_0x7edfddfb70a8;  alias, 1 drivers
v0x5ff27418b570_0 .net "i_SW2", 0 0, L_0x7edfddfb70f0;  alias, 1 drivers
v0x5ff27418b630_0 .net "i_SW3", 0 0, L_0x7edfddfb7138;  alias, 1 drivers
v0x5ff27418b6f0_0 .net "i_SW4", 0 0, L_0x7edfddfb7180;  alias, 1 drivers
v0x5ff27418b7b0_0 .var "r_CountCol", 9 0;
v0x5ff27418b890_0 .var "r_CountRow", 9 0;
L_0x7edfddfb7018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7edfde297048 .resolv tri, v0x5ff27413c260_0, L_0x7edfddfb7018;
v0x5ff27418b970_0 .net8 "w_CountCol", 9 0, RS_0x7edfde297048;  2 drivers
L_0x7edfddfb7060 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7edfde297078 .resolv tri, v0x5ff27413ad50_0, L_0x7edfddfb7060;
v0x5ff27418ba30_0 .net8 "w_CountRow", 9 0, RS_0x7edfde297078;  2 drivers
S_0x5ff27414c490 .scope module, "Inst" "Sync_Pulse" 4 14, 5 1 0, S_0x5ff27414c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "H_Sync";
    .port_info 2 /OUTPUT 1 "V_Sync";
    .port_info 3 /OUTPUT 10 "CountCol";
    .port_info 4 /OUTPUT 10 "CountRow";
v0x5ff27413d740_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27413c260_0 .var "CountCol", 9 0;
v0x5ff27413ad50_0 .var "CountRow", 9 0;
v0x5ff274162840_0 .var "H_Sync", 0 0;
v0x5ff2741646f0_0 .var "V_Sync", 0 0;
E_0x5ff274154220 .event posedge, v0x5ff27413d740_0;
S_0x5ff27418bbb0 .scope module, "PorchInst" "Sync_Porch" 3 49, 6 8 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "i_H_Sync";
    .port_info 2 /INPUT 1 "i_V_Sync";
    .port_info 3 /OUTPUT 1 "o_H_Sync";
    .port_info 4 /OUTPUT 1 "o_V_Sync";
v0x5ff27418bd60_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418be50_0 .net8 "i_H_Sync", 0 0, RS_0x7edfde297528;  alias, 2 drivers
v0x5ff27418bf10_0 .net "i_V_Sync", 0 0, o0x7edfde297558;  alias, 0 drivers
v0x5ff27418bfb0_0 .var "o_H_Sync", 0 0;
v0x5ff27418c070_0 .var "o_V_Sync", 0 0;
v0x5ff27418c180_0 .var "r_HCountBP", 4 0;
v0x5ff27418c260_0 .var "r_HCountPulse", 6 0;
v0x5ff27418c340_0 .var "r_H_Sync", 0 0;
v0x5ff27418c400_0 .var "r_VCountBP", 4 0;
v0x5ff27418c4e0_0 .var "r_VCountPulse", 6 0;
v0x5ff27418c5c0_0 .var "r_V_Sync", 0 0;
S_0x5ff27418c720 .scope module, "PulseInst" "Sync_Pulse" 3 41, 5 1 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "H_Sync";
    .port_info 2 /OUTPUT 1 "V_Sync";
    .port_info 3 /OUTPUT 10 "CountCol";
    .port_info 4 /OUTPUT 10 "CountRow";
v0x5ff27418c8e0_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418c980_0 .var "CountCol", 9 0;
v0x5ff27418ca60_0 .var "CountRow", 9 0;
v0x5ff27418cb50_0 .var "H_Sync", 0 0;
v0x5ff27418cc20_0 .var "V_Sync", 0 0;
S_0x5ff27418cde0 .scope module, "debounceInst1" "Debounce_Switch" 3 24, 7 1 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Switch";
    .port_info 2 /OUTPUT 1 "o_Switch";
P_0x5ff27418cfc0 .param/l "c_DEBOUNCE_LIMIT" 0 7 6, +C4<00000000000000111101000010010000>;
L_0x5ff27413d5e0 .functor BUFZ 1, v0x5ff27418d450_0, C4<0>, C4<0>, C4<0>;
v0x5ff27418d160_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418d220_0 .net "Switch", 0 0, L_0x7edfddfb70a8;  alias, 1 drivers
v0x5ff27418d2e0_0 .net "o_Switch", 0 0, L_0x5ff27413d5e0;  alias, 1 drivers
v0x5ff27418d3b0_0 .var "r_Count", 17 0;
v0x5ff27418d450_0 .var "r_State", 0 0;
S_0x5ff27418d590 .scope module, "debounceInst2" "Debounce_Switch" 3 28, 7 1 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Switch";
    .port_info 2 /OUTPUT 1 "o_Switch";
P_0x5ff27418d7c0 .param/l "c_DEBOUNCE_LIMIT" 0 7 6, +C4<00000000000000111101000010010000>;
L_0x5ff27413c100 .functor BUFZ 1, v0x5ff27418dc30_0, C4<0>, C4<0>, C4<0>;
v0x5ff27418d940_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418da00_0 .net "Switch", 0 0, L_0x7edfddfb70f0;  alias, 1 drivers
v0x5ff27418dac0_0 .net "o_Switch", 0 0, L_0x5ff27413c100;  alias, 1 drivers
v0x5ff27418db90_0 .var "r_Count", 17 0;
v0x5ff27418dc30_0 .var "r_State", 0 0;
S_0x5ff27418ddc0 .scope module, "debounceInst3" "Debounce_Switch" 3 32, 7 1 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Switch";
    .port_info 2 /OUTPUT 1 "o_Switch";
P_0x5ff27418dfa0 .param/l "c_DEBOUNCE_LIMIT" 0 7 6, +C4<00000000000000111101000010010000>;
L_0x5ff27413abf0 .functor BUFZ 1, v0x5ff27418e3b0_0, C4<0>, C4<0>, C4<0>;
v0x5ff27418e090_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418e150_0 .net "Switch", 0 0, L_0x7edfddfb7138;  alias, 1 drivers
v0x5ff27418e240_0 .net "o_Switch", 0 0, L_0x5ff27413abf0;  alias, 1 drivers
v0x5ff27418e310_0 .var "r_Count", 17 0;
v0x5ff27418e3b0_0 .var "r_State", 0 0;
S_0x5ff27418e540 .scope module, "debounceInst4" "Debounce_Switch" 3 36, 7 1 0, S_0x5ff27416e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Switch";
    .port_info 2 /OUTPUT 1 "o_Switch";
P_0x5ff27418e720 .param/l "c_DEBOUNCE_LIMIT" 0 7 6, +C4<00000000000000111101000010010000>;
L_0x5ff2741626e0 .functor BUFZ 1, v0x5ff27418eb30_0, C4<0>, C4<0>, C4<0>;
v0x5ff27418e810_0 .net "CLK", 0 0, v0x5ff274190a10_0;  alias, 1 drivers
v0x5ff27418e8d0_0 .net "Switch", 0 0, L_0x7edfddfb7180;  alias, 1 drivers
v0x5ff27418e9c0_0 .net "o_Switch", 0 0, L_0x5ff2741626e0;  alias, 1 drivers
v0x5ff27418ea90_0 .var "r_Count", 17 0;
v0x5ff27418eb30_0 .var "r_State", 0 0;
    .scope S_0x5ff27418cde0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff27418d450_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5ff27418d3b0_0, 0, 18;
    %end;
    .thread T_0;
    .scope S_0x5ff27418cde0;
T_1 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418d220_0;
    %load/vec4 v0x5ff27418d450_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %jmp/0 T_1.2, 6;
    %load/vec4 v0x5ff27418d3b0_0;
    %pad/u 32;
    %cmpi/u 250000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5ff27418d3b0_0;
    %addi 1, 0, 18;
    %assign/vec4 v0x5ff27418d3b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ff27418d3b0_0;
    %pad/u 32;
    %cmpi/e 250000, 0, 32;
    %jmp/0xz  T_1.3, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418d3b0_0, 0;
    %load/vec4 v0x5ff27418d220_0;
    %assign/vec4 v0x5ff27418d450_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418d3b0_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ff27418d590;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff27418dc30_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5ff27418db90_0, 0, 18;
    %end;
    .thread T_2;
    .scope S_0x5ff27418d590;
T_3 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418da00_0;
    %load/vec4 v0x5ff27418dc30_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %jmp/0 T_3.2, 6;
    %load/vec4 v0x5ff27418db90_0;
    %pad/u 32;
    %cmpi/u 250000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5ff27418db90_0;
    %addi 1, 0, 18;
    %assign/vec4 v0x5ff27418db90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ff27418db90_0;
    %pad/u 32;
    %cmpi/e 250000, 0, 32;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418db90_0, 0;
    %load/vec4 v0x5ff27418da00_0;
    %assign/vec4 v0x5ff27418dc30_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418db90_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ff27418ddc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff27418e3b0_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5ff27418e310_0, 0, 18;
    %end;
    .thread T_4;
    .scope S_0x5ff27418ddc0;
T_5 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418e150_0;
    %load/vec4 v0x5ff27418e3b0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %jmp/0 T_5.2, 6;
    %load/vec4 v0x5ff27418e310_0;
    %pad/u 32;
    %cmpi/u 250000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5ff27418e310_0;
    %addi 1, 0, 18;
    %assign/vec4 v0x5ff27418e310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ff27418e310_0;
    %pad/u 32;
    %cmpi/e 250000, 0, 32;
    %jmp/0xz  T_5.3, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418e310_0, 0;
    %load/vec4 v0x5ff27418e150_0;
    %assign/vec4 v0x5ff27418e3b0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418e310_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ff27418e540;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff27418eb30_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5ff27418ea90_0, 0, 18;
    %end;
    .thread T_6;
    .scope S_0x5ff27418e540;
T_7 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418e8d0_0;
    %load/vec4 v0x5ff27418eb30_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %jmp/0 T_7.2, 6;
    %load/vec4 v0x5ff27418ea90_0;
    %pad/u 32;
    %cmpi/u 250000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5ff27418ea90_0;
    %addi 1, 0, 18;
    %assign/vec4 v0x5ff27418ea90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ff27418ea90_0;
    %pad/u 32;
    %cmpi/e 250000, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418ea90_0, 0;
    %load/vec4 v0x5ff27418e8d0_0;
    %assign/vec4 v0x5ff27418eb30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ff27418ea90_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ff27418c720;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff27418cb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff27418cc20_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ff27418c980_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ff27418ca60_0, 0, 10;
    %end;
    .thread T_8;
    .scope S_0x5ff27418c720;
T_9 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418c980_0;
    %pad/u 32;
    %cmpi/u 639, 0, 32;
    %jmp/0xz  T_9.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff27418cb50_0, 0;
    %load/vec4 v0x5ff27418c980_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27418c980_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ff27418c980_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff27418cb50_0, 0;
    %load/vec4 v0x5ff27418c980_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27418c980_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5ff27418c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff27418cb50_0, 0;
    %load/vec4 v0x5ff27418ca60_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff27418cc20_0, 0;
    %load/vec4 v0x5ff27418ca60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27418ca60_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5ff27418ca60_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_9.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff27418cc20_0, 0;
    %load/vec4 v0x5ff27418ca60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27418ca60_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5ff27418ca60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff27418cc20_0, 0;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ff27418bbb0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff27418bfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff27418c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff27418c340_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff27418c180_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff27418c260_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff27418c5c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff27418c400_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff27418c4e0_0, 0, 7;
    %end;
    .thread T_10;
    .scope S_0x5ff27418bbb0;
T_11 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418be50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v0x5ff27418c180_0;
    %pad/u 32;
    %pushi/vec4 17, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5ff27418c180_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ff27418c180_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff27418c340_0, 0;
T_11.1 ;
    %load/vec4 v0x5ff27418c180_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.5, 4;
    %load/vec4 v0x5ff27418c260_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_11.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %load/vec4 v0x5ff27418c260_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5ff27418c260_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff27418c340_0, 0;
T_11.4 ;
    %load/vec4 v0x5ff27418be50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ff27418c180_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5ff27418c260_0, 0;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5ff27418bbb0;
T_12 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418bf10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v0x5ff27418c400_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5ff27418c400_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ff27418c400_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff27418c5c0_0, 0;
T_12.1 ;
    %load/vec4 v0x5ff27418c400_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.5, 4;
    %load/vec4 v0x5ff27418c4e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_12.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %load/vec4 v0x5ff27418c4e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5ff27418c4e0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff27418c5c0_0, 0;
T_12.4 ;
    %load/vec4 v0x5ff27418bf10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ff27418c400_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5ff27418c4e0_0, 0;
T_12.6 ;
    %load/vec4 v0x5ff27418c340_0;
    %cassign/vec4 v0x5ff27418bfb0_0;
    %cassign/link v0x5ff27418bfb0_0, v0x5ff27418c340_0;
    %load/vec4 v0x5ff27418c5c0_0;
    %cassign/vec4 v0x5ff27418c070_0;
    %cassign/link v0x5ff27418c070_0, v0x5ff27418c5c0_0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ff27414c490;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff274162840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff2741646f0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ff27413c260_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ff27413ad50_0, 0, 10;
    %end;
    .thread T_13;
    .scope S_0x5ff27414c490;
T_14 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27413c260_0;
    %pad/u 32;
    %cmpi/u 639, 0, 32;
    %jmp/0xz  T_14.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff274162840_0, 0;
    %load/vec4 v0x5ff27413c260_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27413c260_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ff27413c260_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_14.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff274162840_0, 0;
    %load/vec4 v0x5ff27413c260_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27413c260_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5ff27413c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff274162840_0, 0;
    %load/vec4 v0x5ff27413ad50_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff2741646f0_0, 0;
    %load/vec4 v0x5ff27413ad50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27413ad50_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5ff27413ad50_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff2741646f0_0, 0;
    %load/vec4 v0x5ff27413ad50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5ff27413ad50_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5ff27413ad50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff2741646f0_0, 0;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ff27414c300;
T_15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff27418b3a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff27418b300_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff274165d60_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ff27418b7b0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ff27418b890_0, 0, 10;
    %end;
    .thread T_15;
    .scope S_0x5ff27414c300;
T_16 ;
    %wait E_0x5ff274154220;
    %load/vec4 v0x5ff27418b970_0;
    %assign/vec4 v0x5ff27418b7b0_0, 0;
    %load/vec4 v0x5ff27418ba30_0;
    %assign/vec4 v0x5ff27418b890_0, 0;
    %load/vec4 v0x5ff27418b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5ff27418b970_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_16.4, 5;
    %load/vec4 v0x5ff27418ba30_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0 T_16.2, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %assign/vec4 v0x5ff27418b3a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff27418b300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff274165d60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5ff27418b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff27418b3a0_0, 0;
    %load/vec4 v0x5ff27418b970_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_16.9, 5;
    %load/vec4 v0x5ff27418ba30_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0 T_16.7, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_16.8, 8;
T_16.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.8, 8;
 ; End of false expr.
    %blend;
T_16.8;
    %assign/vec4 v0x5ff27418b300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff274165d60_0, 0;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0x5ff27418b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff27418b3a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff27418b300_0, 0;
    %load/vec4 v0x5ff27418b970_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_16.14, 5;
    %load/vec4 v0x5ff27418ba30_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.14;
    %flag_set/vec4 8;
    %jmp/0 T_16.12, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_16.13, 8;
T_16.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.13, 8;
 ; End of false expr.
    %blend;
T_16.13;
    %assign/vec4 v0x5ff274165d60_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x5ff27418b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff27418b3a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff27418b300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff274165d60_0, 0;
T_16.15 ;
T_16.11 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5ff27416ec00;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff274190a10_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5ff27416ec00;
T_18 ;
    %delay 20, 0;
    %load/vec4 v0x5ff274190a10_0;
    %inv;
    %assign/vec4 v0x5ff274190a10_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5ff27416ec00;
T_19 ;
    %wait E_0x5ff274154220;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5ff27416ec00;
T_20 ;
    %vpi_call 2 39 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Sync_Pulse_tb.v";
    "top_VGA.v";
    "Pattern_Generator.v";
    "Sync_Pulse.v";
    "Sync_Porch.v";
    "Debounce_Switch.v";
