// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "06/19/2020 14:12:33"

// 
// Device: Altera EP2C5Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Test_1 (
	clk,
	datain,
	dataout);
input 	clk;
input 	datain;
output 	dataout;

// Design Ports Information
// dataout	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datain~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \flag~0_combout ;
wire \flag~regout ;
wire \com[0]~0_combout ;
wire \dataout~0_combout ;
wire \dataout~reg0_regout ;
wire [1:0] com;


// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datain~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datain));
// synopsys translate_off
defparam \datain~I .input_async_reset = "none";
defparam \datain~I .input_power_up = "low";
defparam \datain~I .input_register_mode = "none";
defparam \datain~I .input_sync_reset = "none";
defparam \datain~I .oe_async_reset = "none";
defparam \datain~I .oe_power_up = "low";
defparam \datain~I .oe_register_mode = "none";
defparam \datain~I .oe_sync_reset = "none";
defparam \datain~I .operation_mode = "input";
defparam \datain~I .output_async_reset = "none";
defparam \datain~I .output_power_up = "low";
defparam \datain~I .output_register_mode = "none";
defparam \datain~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N30
cycloneii_lcell_comb \flag~0 (
// Equation(s):
// \flag~0_combout  = !\flag~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\flag~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag~0 .lut_mask = 16'h0F0F;
defparam \flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N31
cycloneii_lcell_ff flag(
	.clk(\clk~clkctrl_outclk ),
	.datain(\flag~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\flag~regout ));

// Location: LCCOMB_X1_Y5_N24
cycloneii_lcell_comb \com[0]~0 (
// Equation(s):
// \com[0]~0_combout  = (\flag~regout  & ((com[0]))) # (!\flag~regout  & (!\datain~combout ))

	.dataa(\datain~combout ),
	.datab(vcc),
	.datac(com[0]),
	.datad(\flag~regout ),
	.cin(gnd),
	.combout(\com[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \com[0]~0 .lut_mask = 16'hF055;
defparam \com[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N25
cycloneii_lcell_ff \com[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\com[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(com[0]));

// Location: LCCOMB_X1_Y5_N20
cycloneii_lcell_comb \dataout~0 (
// Equation(s):
// \dataout~0_combout  = com[0] $ (\flag~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(com[0]),
	.datad(\flag~regout ),
	.cin(gnd),
	.combout(\dataout~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataout~0 .lut_mask = 16'h0FF0;
defparam \dataout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N21
cycloneii_lcell_ff \dataout~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataout~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout~reg0_regout ));

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataout~I (
	.datain(\dataout~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataout));
// synopsys translate_off
defparam \dataout~I .input_async_reset = "none";
defparam \dataout~I .input_power_up = "low";
defparam \dataout~I .input_register_mode = "none";
defparam \dataout~I .input_sync_reset = "none";
defparam \dataout~I .oe_async_reset = "none";
defparam \dataout~I .oe_power_up = "low";
defparam \dataout~I .oe_register_mode = "none";
defparam \dataout~I .oe_sync_reset = "none";
defparam \dataout~I .operation_mode = "output";
defparam \dataout~I .output_async_reset = "none";
defparam \dataout~I .output_power_up = "low";
defparam \dataout~I .output_register_mode = "none";
defparam \dataout~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
