%FILENAME%
fusesoc-2.3-2-any.pkg.tar.zst

%NAME%
fusesoc

%BASE%
fusesoc

%VERSION%
2.3-2

%DESC%
Package manager and build abstraction tool for FPGA/ASIC development

%CSIZE%
113578

%ISIZE%
611124

%SHA256SUM%
26351f12c82d26d45d6522b87af792c76548fd0a6a6bdc541fc24966c473a706

%PGPSIG%
iQEzBAABCgAdFiEE5JnHn1PJalTlcv7hwGCGM3xQdz4FAmYSml4ACgkQwGCGM3xQdz6QuQf+PiSe3CjWuAhVGNn0FclXaNxofkseBQzCfevCSZhdPI492maE3xqrzRZbAZZfG1m+7kfuZ+rNb1fyWq4kcQlf+Cq4/BUGyKfLKT9OeeD362jlAZDlWuOZaHeUOPuamEtdexkMr7feUwE1UjLUjk+f6eIcTaSDjMSUEacvj7JBNDFZWdZmUQ3ft5DlkiD41hGU+wVexkiuHzJXcS9g+wvkjgPW5CfkXH33CoBTTydx4jX7WLzC290mYlX7lophaKPchCB2j2/Wgmnf0xS8SB70X8A2s2wX5SyjqtqXYFACmNkkLZxHEdGzIfp+mPxHHYTXr3FcMnSafa+l6NtDxdNQ1Q==

%URL%
https://github.com/olofk/fusesoc

%LICENSE%
BSD

%ARCH%
any

%BUILDDATE%
1712495187

%PACKAGER%
Jelle van der Waa <jelle@archlinux.org>

%DEPENDS%
python
python-edalize
python-pyparsing
python-yaml
python-simplesat
python-fastjsonschema

%OPTDEPENDS%
iverilog: run simulation/testbenchs
svn: opencores provider

%MAKEDEPENDS%
python-setuptools-scm

