#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 19 10:59:31 2024
# Process ID: 8065
# Current directory: /home/abdul_waheed/Music/FYP
# Command line: vivado
# Log file: /home/abdul_waheed/Music/FYP/vivado.log
# Journal file: /home/abdul_waheed/Music/FYP/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/abdul_waheed/Music/FYP/project.tcl
# set origin_dir [file dirname [info script]]
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "vivado_gemm"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "project.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/vivado_gemm"]"
# create_project ${_xil_proj_name_} $origin_dir/${_xil_proj_name_} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "part" -value "xc7a100tcsg324-1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "DisplayOnly" -objects $obj
# set_property -name "webtalk.xsim_launch_sim" -value "3" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/rtl/Common/Config.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/ALU.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/Branch_block.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/CSR_reg.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Decoders/Controller.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/Decode.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/Fetch.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/Hazard_detection.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/Instrmem.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Decoders/LS_controller.sv"] \
#  [file normalize "${origin_dir}/rtl/Controller/Load_Ex_controller.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/Pipeline_reg.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/RISC_V.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/Regfile.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Decoders/Rocc_controller.sv"] \
#  [file normalize "${origin_dir}/rtl/Controller/Store_Controller.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/accumulator.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/acum_buffer.sv"] \
#  [file normalize "${origin_dir}/rtl/Utilities/buffer.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/datapath.sv"] \
#  [file normalize "${origin_dir}/rtl/gemm.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/gemm_datapath.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/gemm_decoder.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/mac.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/memory.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/memory_mapped.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/mux16x1.sv"] \
#  [file normalize "${origin_dir}/rtl/Utilities/muxes.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/pipeline_gen.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/super_sys.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/systolic_setup_reverse.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/systolic_setup.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/systolic.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/timer.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/wb_stage.sv"] \
#  [file normalize "${origin_dir}/rtl/top.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/anodecontroller.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/sevenseg.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Utilities/x7segb8.sv"] \
#  [file normalize "${origin_dir}/rtl/RISCV_Core/Datapath/refreshcounter.sv"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/rtl/Common/Config.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/ALU.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/Branch_block.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/CSR_reg.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Decoders/Controller.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/Decode.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/Fetch.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/Hazard_detection.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/Instrmem.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Decoders/LS_controller.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Controller/Load_Ex_controller.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/Pipeline_reg.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/RISC_V.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/Regfile.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Decoders/Rocc_controller.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Controller/Store_Controller.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/accumulator.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/acum_buffer.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Utilities/buffer.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/datapath.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/gemm.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/gemm_datapath.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/gemm_decoder.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/mac.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/memory.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/memory_mapped.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/mux16x1.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Utilities/muxes.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/pipeline_gen.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/super_sys.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/systolic_setup_reverse.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/systolic_setup.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/systolic.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/timer.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/wb_stage.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/top.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/anodecontroller.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/sevenseg.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Utilities/x7segb8.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/RISCV_Core/Datapath/refreshcounter.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "top" -value "top" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "$origin_dir/Vivado/Nexys-A7-100T-Master.xdc"]"
# set file_added [add_files -norecurse -fileset $obj [list $file]]
# set file "$origin_dir/Vivado/Nexys-A7-100T-Master.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set obj [get_filesets constrs_1]
# set_property -name "target_part" -value "xc7a100tcsg324-1" -objects $obj
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/rtl/tb_random_gemm.sv"] \
#  [file normalize "${origin_dir}/rtl/tb_gemm.sv"] \
#  [file normalize "${origin_dir}/rtl/tb_top.sv"] \
#  [file normalize "${origin_dir}/rtl/Datapath/memory_tb.sv"] \
#  [file normalize "${origin_dir}/rtl/Script/build/ICACHE.mem"] \
#  [file normalize "${origin_dir}/rtl/Script/build/DCACHE.mem"] \
#  [file normalize "${origin_dir}/Vivado/tb_top_behav.wcfg"] \
#  [file normalize "${origin_dir}/Vivado/tb_random_gemm_behav.wcfg"] \
#  [file normalize "${origin_dir}/Vivado/tb_top_behav1.wcfg"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/rtl/tb_random_gemm.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/tb_gemm.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/tb_top.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Datapath/memory_tb.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/rtl/Script/build/ICACHE.mem"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "Memory File" -objects $file_obj
# set file "$origin_dir/rtl/Script/build/DCACHE.mem"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "Memory File" -objects $file_obj
# set obj [get_filesets sim_1]
# set_property -name "top" -value "tb_random_gemm" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
WARNING: [Vivado 12-1022] No filesets matching 'utils_1'
# set obj [get_filesets utils_1]
WARNING: [Vivado 12-1022] No filesets matching 'utils_1'
# set obj [get_filesets utils_1]
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7a100tcsg324-1 -flow {Vivado Synthesis 2019} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
# }
ERROR: [Common 17-161] Invalid option value 'Vivado Synthesis 2019' specified for 'value'.
add_files -norecurse /home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv
add_files -norecurse {/home/abdul_waheed/Music/FYP/rtl/Script/build/DCACHE.mem /home/abdul_waheed/Music/FYP/rtl/Script/build/ICACHE.mem}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 6417.746 ; gain = 0.000 ; free physical = 9329 ; free virtual = 15037
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:21]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
WARNING: [Synth 8-5856] 3D RAM mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element W_current_reg was removed.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
WARNING: [Synth 8-87] always_comb on 'mode_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:21]
WARNING: [Synth 8-87] always_comb on 'if_mux_sel_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:22]
WARNING: [Synth 8-87] always_comb on 'w_mux_sel_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 7709.566 ; gain = 1291.820 ; free physical = 8437 ; free virtual = 14149
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:21]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 7709.566 ; gain = 1291.820 ; free physical = 8575 ; free virtual = 14301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 7709.566 ; gain = 1291.820 ; free physical = 8575 ; free virtual = 14301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 8029.668 ; gain = 1611.922 ; free physical = 8483 ; free virtual = 14242
176 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 8029.668 ; gain = 1611.922 ; free physical = 8483 ; free virtual = 14242
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 8029.668 ; gain = 0.000 ; free physical = 8490 ; free virtual = 14262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:21]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element W_current_reg was removed.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
WARNING: [Synth 8-87] always_comb on 'mode_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:21]
WARNING: [Synth 8-87] always_comb on 'if_mux_sel_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:22]
WARNING: [Synth 8-87] always_comb on 'w_mux_sel_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8029.668 ; gain = 0.000 ; free physical = 8498 ; free virtual = 14257
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:21]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8029.668 ; gain = 0.000 ; free physical = 8508 ; free virtual = 14268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8029.668 ; gain = 0.000 ; free physical = 8508 ; free virtual = 14268
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 8070.688 ; gain = 41.020 ; free physical = 8623 ; free virtual = 14373
launch_runs impl_1 -jobs 10
[Fri Apr 19 11:07:45 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 11:07:45 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 8070.688 ; gain = 0.000 ; free physical = 8528 ; free virtual = 14424
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element W_current_reg was removed.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
WARNING: [Synth 8-87] always_comb on 'mode_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:21]
WARNING: [Synth 8-87] always_comb on 'if_mux_sel_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:22]
WARNING: [Synth 8-87] always_comb on 'w_mux_sel_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8070.688 ; gain = 0.000 ; free physical = 8528 ; free virtual = 14411
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8070.688 ; gain = 0.000 ; free physical = 8538 ; free virtual = 14421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8070.688 ; gain = 0.000 ; free physical = 8538 ; free virtual = 14421
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8111.215 ; gain = 40.527 ; free physical = 8511 ; free virtual = 14398
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/abdul_waheed/Music/FYP/rtl/top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 8111.215 ; gain = 0.000 ; free physical = 8455 ; free virtual = 14349
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8111.215 ; gain = 0.000 ; free physical = 8440 ; free virtual = 14334
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8111.215 ; gain = 0.000 ; free physical = 8453 ; free virtual = 14346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8111.215 ; gain = 0.000 ; free physical = 8453 ; free virtual = 14346
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8209.262 ; gain = 98.047 ; free physical = 8426 ; free virtual = 14323
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Apr 19 11:22:31 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 11:22:31 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 8209.262 ; gain = 0.000 ; free physical = 8428 ; free virtual = 14323
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8209.262 ; gain = 0.000 ; free physical = 8418 ; free virtual = 14304
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8209.262 ; gain = 0.000 ; free physical = 8431 ; free virtual = 14317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8209.262 ; gain = 0.000 ; free physical = 8431 ; free virtual = 14317
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 8216.266 ; gain = 7.004 ; free physical = 8401 ; free virtual = 14292
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'ck_rst'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Apr 19 11:36:09 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 11:36:10 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8243.277 ; gain = 0.000 ; free physical = 5339 ; free virtual = 12575
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
ERROR: [Synth 8-448] named port connection 'rst88888' does not exist for instance 'RISC_V_instance' of module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/top.sv:22]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 10 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 8243.277 ; gain = 0.000 ; free physical = 5339 ; free virtual = 12574
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 8243.277 ; gain = 0.000 ; free physical = 5343 ; free virtual = 12571
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8243.277 ; gain = 0.000 ; free physical = 5340 ; free virtual = 12554
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8243.277 ; gain = 0.000 ; free physical = 5350 ; free virtual = 12564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8243.277 ; gain = 0.000 ; free physical = 5350 ; free virtual = 12564
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8264.289 ; gain = 21.012 ; free physical = 5333 ; free virtual = 12543
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Apr 19 11:51:09 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 11:51:09 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Apr 19 11:57:17 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 11:57:17 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 6802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8285.301 ; gain = 0.000 ; free physical = 4925 ; free virtual = 12174
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'rst88888'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'rst88888'; it is not accessible from the fabric routing.
startgroup
route_design -nets [get_nets rst88888_IBUF]
Command: route_design -nets [get_nets rst88888_IBUF]
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Interactive Router Task

Phase 1 Build RT Design
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__0' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__10' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__100' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__101' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__102' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__103' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__104' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__105' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__106' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__107' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__108' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__109' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__11' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__110' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__111' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__112' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__113' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__114' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__115' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__116' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__117' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__118' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__119' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__12' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__120' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__121' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__122' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__123' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__124' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__125' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__126' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__127' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__128' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__129' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__13' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__130' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__131' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__132' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__133' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__134' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__135' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__136' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__137' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__138' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__139' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__14' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__140' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__141' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__142' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__143' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__144' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__145' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__146' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__147' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__148' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__149' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__15' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__150' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__151' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__152' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__153' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__154' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__155' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__156' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__157' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__158' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__159' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__16' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__160' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__161' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__162' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__163' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__164' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__165' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__166' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__167' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__168' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__169' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__17' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__170' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__171' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__172' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__173' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__174' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__175' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__176' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__177' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__178' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__179' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__18' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__180' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__181' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__182' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__183' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__184' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__185' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__186' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'P_out_reg[7]_i_2__187' found.
INFO: [Common 17-14] Message 'Route 35-11' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Route 35-66] The design is not fully placed. There are 69974 unplaced non Vcc/Gnd instances. The router will ignore these and continue.
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[4]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[1]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[0]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[3]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[3]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[5]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[6]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[2]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[7]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[1]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[5]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[2]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[4]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net RISC_V_instance/datapath/Decode_instance/Regfile_instance/a_to_g_OBUF[0]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net x7segb8_instance/an_OBUF[6]
Phase 1 Build RT Design | Checksum: 2a04839e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8339.324 ; gain = 0.000 ; free physical = 4405 ; free virtual = 11657
WARNING: [Route 35-52] Skipping intrasite net 'rst88888_IBUF'.
WARNING: [Route 35-50] Skipped 1 intrasite net.
INFO: [Route 35-46] All nets skipped. 0 nets were routed.
Ending Interactive Router Task | Checksum: 2a04839e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8339.324 ; gain = 0.000 ; free physical = 4405 ; free virtual = 11657
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 116 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8339.324 ; gain = 0.000 ; free physical = 4405 ; free virtual = 11657
select_objects [get_nets rst88888_IBUF]
INFO: [Coretcl 2-12] 'rst88888_IBUF' selected.
endgroup
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'rst88888'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'rst88888'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'rst88888'; it is not accessible from the fabric routing.
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 8345.531 ; gain = 0.000 ; free physical = 4454 ; free virtual = 11705
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:91]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:159]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-350] instance 'RISC_V_instance' of module 'RISC_V' requires 16 connections, but only 11 given [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (18#1) [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:91]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/FYP/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[16]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[11]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[10]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 8365.312 ; gain = 19.781 ; free physical = 4432 ; free virtual = 11682
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RISC_V_instance:gemm_done to constant 0 [/home/abdul_waheed/Music/FYP/rtl/top.sv:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 8365.312 ; gain = 19.781 ; free physical = 4443 ; free virtual = 11693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 8365.312 ; gain = 19.781 ; free physical = 4443 ; free virtual = 11693
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8586.617 ; gain = 241.086 ; free physical = 4435 ; free virtual = 11678
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 19 12:24:20 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 12:24:20 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
set_property top gemm [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8586.617 ; gain = 0.000 ; free physical = 4476 ; free virtual = 11715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (1#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (1#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (1#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (2#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (3#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (4#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (4#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (4#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (5#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (6#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (7#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (7#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (7#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (7#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (8#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (9#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (10#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (11#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (12#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (13#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:98]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (14#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:57]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (15#1) [/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (15#1) [/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (16#1) [/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (17#1) [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:5]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8586.617 ; gain = 0.000 ; free physical = 4460 ; free virtual = 11699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8586.617 ; gain = 0.000 ; free physical = 4464 ; free virtual = 11703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8586.617 ; gain = 0.000 ; free physical = 4464 ; free virtual = 11703
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst88888'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8606.402 ; gain = 19.785 ; free physical = 4477 ; free virtual = 11711
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports rst C12
set_property target_constrs_file /home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 19 12:29:45 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 12:29:45 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 19 12:33:25 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/synth_1/runme.log
[Fri Apr 19 12:33:25 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 6761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8620.629 ; gain = 0.223 ; free physical = 4631 ; free virtual = 11862
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 12:38:41 2024...
