# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/c923" --include "../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_lmb_bram_0/sim/lab1_design_lmb_bram_0.v" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_clk_wiz.v" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.v" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_xbar_0/sim/lab1_design_xbar_0.v" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_reset_inv_0_0/sim/lab1_design_reset_inv_0_0.v" \
"../../../../lab3.ip_user_files/bd/lab1_design/sim/lab1_design.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/getFilterOut_AXILiteS_s_axi.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/getFilterOut_faddbkb.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/getFilterOut_fdivdEe.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/getFilterOut_fmulcud.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/getFilterOut_sitoeOg.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/p_hls_fptosi_float_i.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/verilog/getFilterOut.v" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v" \
"../../../../lab3.srcs/sim_1/new/dev_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
