#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[65].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                   3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                 0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                           3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                        0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                         3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                        0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                         3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                        0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                         3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                        0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                          3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                         0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                          3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                         0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                          3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                         0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                          3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                         0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                          3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                         0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                            3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                           0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                         3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                        0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                         3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                        0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                         3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                        0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                         3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                        0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                         3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                        0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                         3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                        0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                         3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                        0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                         3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                        0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                         3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                        0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                         3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                        0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                         3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                        0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                         3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                        0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                         3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                        0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                         3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                        0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                         3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                        0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                         3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                        0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                         3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                        0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                         3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                        0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                         3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                        0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                         3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                        0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                         3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                        0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                         3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                        0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                         3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                        0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                         3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                        0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                         3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                        0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                         3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                        0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                         3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                        0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                         3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                        0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                         3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                        0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                         3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                        0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                         3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                        0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                         3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                        0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                         3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                        0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                         3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                        0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                         3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                        0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                         3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.cout[0] (adder)                        0.025   164.016
dut.memory_MUL_LOW_adder_sumout_11_cout.cin[0] (adder)                         3.464   167.480
dut.memory_MUL_LOW_adder_sumout_11_cout.cout[0] (adder)                        0.025   167.505
dut.memory_MUL_LOW_adder_sumout_10_cout.cin[0] (adder)                         3.464   170.969
dut.memory_MUL_LOW_adder_sumout_10_cout.cout[0] (adder)                        0.025   170.994
dut.memory_MUL_LOW_adder_sumout_9_cout.cin[0] (adder)                          3.464   174.458
dut.memory_MUL_LOW_adder_sumout_9_cout.cout[0] (adder)                         0.025   174.483
dut.memory_MUL_LOW_adder_sumout_8_cout.cin[0] (adder)                          3.464   177.947
dut.memory_MUL_LOW_adder_sumout_8_cout.cout[0] (adder)                         0.025   177.972
dut.memory_MUL_LOW_adder_sumout_6_cout.cin[0] (adder)                          3.464   181.436
dut.memory_MUL_LOW_adder_sumout_6_cout.cout[0] (adder)                         0.025   181.461
dut.memory_MUL_LOW_adder_sumout_5_cout.cin[0] (adder)                          3.464   184.925
dut.memory_MUL_LOW_adder_sumout_5_cout.sumout[0] (adder)                       0.049   184.974
dut._zz_344_[65].D[0] (dffre)                                                  3.464   188.438
data arrival time                                                                      188.438

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_344_[65].C[0] (dffre)                                                  3.464     3.464
clock uncertainty                                                              0.000     3.464
cell setup time                                                               -0.039     3.425
data required time                                                                       3.425
----------------------------------------------------------------------------------------------
data required time                                                                       3.425
data arrival time                                                                     -188.438
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -185.013


#Path 2
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[50].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                   3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                 0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                           3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                        0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                         3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                        0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                         3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                        0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                         3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                        0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                          3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                         0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                          3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                         0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                          3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                         0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                          3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                         0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                          3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                         0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                            3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                           0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                         3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                        0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                         3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                        0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                         3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                        0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                         3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                        0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                         3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                        0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                         3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                        0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                         3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                        0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                         3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                        0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                         3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                        0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                         3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                        0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                         3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                        0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                         3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                        0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                         3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                        0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                         3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                        0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                         3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                        0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                         3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                        0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                         3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                        0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                         3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                        0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                         3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                        0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                         3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                        0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                         3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                        0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                         3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                        0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                         3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                        0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                         3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                        0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                         3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                        0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                         3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                        0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                         3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                        0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                         3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                        0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                         3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                        0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                         3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                        0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                         3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                        0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                         3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                        0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                         3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                        0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                         3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                        0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                         3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                        0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                         3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.cout[0] (adder)                        0.025   164.016
dut.memory_MUL_LOW_adder_sumout_11_cout.cin[0] (adder)                         3.464   167.480
dut.memory_MUL_LOW_adder_sumout_11_cout.cout[0] (adder)                        0.025   167.505
dut.memory_MUL_LOW_adder_sumout_10_cout.cin[0] (adder)                         3.464   170.969
dut.memory_MUL_LOW_adder_sumout_10_cout.cout[0] (adder)                        0.025   170.994
dut.memory_MUL_LOW_adder_sumout_9_cout.cin[0] (adder)                          3.464   174.458
dut.memory_MUL_LOW_adder_sumout_9_cout.cout[0] (adder)                         0.025   174.483
dut.memory_MUL_LOW_adder_sumout_8_cout.cin[0] (adder)                          3.464   177.947
dut.memory_MUL_LOW_adder_sumout_8_cout.cout[0] (adder)                         0.025   177.972
dut.memory_MUL_LOW_adder_sumout_6_cout.cin[0] (adder)                          3.464   181.436
dut.memory_MUL_LOW_adder_sumout_6_cout.sumout[0] (adder)                       0.049   181.485
dut._zz_344_[50].D[0] (dffre)                                                  3.464   184.949
data arrival time                                                                      184.949

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_344_[50].C[0] (dffre)                                                  3.464     3.464
clock uncertainty                                                              0.000     3.464
cell setup time                                                               -0.039     3.425
data required time                                                                       3.425
----------------------------------------------------------------------------------------------
data required time                                                                       3.425
data arrival time                                                                     -184.949
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -181.524


#Path 3
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[49].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                   3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                 0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                           3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                        0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                         3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                        0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                         3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                        0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                         3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                        0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                          3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                         0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                          3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                         0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                          3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                         0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                          3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                         0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                          3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                         0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                            3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                           0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                         3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                        0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                         3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                        0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                         3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                        0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                         3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                        0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                         3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                        0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                         3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                        0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                         3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                        0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                         3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                        0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                         3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                        0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                         3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                        0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                         3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                        0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                         3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                        0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                         3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                        0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                         3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                        0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                         3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                        0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                         3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                        0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                         3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                        0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                         3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                        0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                         3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                        0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                         3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                        0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                         3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                        0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                         3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                        0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                         3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                        0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                         3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                        0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                         3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                        0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                         3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                        0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                         3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                        0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                         3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                        0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                         3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                        0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                         3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                        0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                         3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                        0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                         3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                        0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                         3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                        0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                         3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                        0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                         3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                        0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                         3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.cout[0] (adder)                        0.025   164.016
dut.memory_MUL_LOW_adder_sumout_11_cout.cin[0] (adder)                         3.464   167.480
dut.memory_MUL_LOW_adder_sumout_11_cout.cout[0] (adder)                        0.025   167.505
dut.memory_MUL_LOW_adder_sumout_10_cout.cin[0] (adder)                         3.464   170.969
dut.memory_MUL_LOW_adder_sumout_10_cout.cout[0] (adder)                        0.025   170.994
dut.memory_MUL_LOW_adder_sumout_9_cout.cin[0] (adder)                          3.464   174.458
dut.memory_MUL_LOW_adder_sumout_9_cout.cout[0] (adder)                         0.025   174.483
dut.memory_MUL_LOW_adder_sumout_8_cout.cin[0] (adder)                          3.464   177.947
dut.memory_MUL_LOW_adder_sumout_8_cout.sumout[0] (adder)                       0.049   177.996
dut._zz_344_[49].D[0] (dffre)                                                  3.464   181.460
data arrival time                                                                      181.460

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_344_[49].C[0] (dffre)                                                  3.464     3.464
clock uncertainty                                                              0.000     3.464
cell setup time                                                               -0.039     3.425
data required time                                                                       3.425
----------------------------------------------------------------------------------------------
data required time                                                                       3.425
data arrival time                                                                     -181.460
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -178.035


#Path 4
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[48].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                   3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                 0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                           3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                        0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                         3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                        0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                         3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                        0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                         3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                        0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                          3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                         0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                          3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                         0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                          3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                         0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                          3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                         0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                          3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                         0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                            3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                           0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                         3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                        0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                         3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                        0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                         3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                        0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                         3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                        0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                         3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                        0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                         3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                        0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                         3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                        0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                         3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                        0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                         3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                        0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                         3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                        0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                         3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                        0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                         3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                        0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                         3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                        0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                         3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                        0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                         3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                        0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                         3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                        0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                         3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                        0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                         3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                        0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                         3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                        0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                         3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                        0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                         3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                        0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                         3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                        0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                         3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                        0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                         3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                        0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                         3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                        0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                         3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                        0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                         3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                        0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                         3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                        0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                         3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                        0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                         3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                        0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                         3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                        0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                         3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                        0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                         3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                        0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                         3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                        0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                         3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                        0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                         3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.cout[0] (adder)                        0.025   164.016
dut.memory_MUL_LOW_adder_sumout_11_cout.cin[0] (adder)                         3.464   167.480
dut.memory_MUL_LOW_adder_sumout_11_cout.cout[0] (adder)                        0.025   167.505
dut.memory_MUL_LOW_adder_sumout_10_cout.cin[0] (adder)                         3.464   170.969
dut.memory_MUL_LOW_adder_sumout_10_cout.cout[0] (adder)                        0.025   170.994
dut.memory_MUL_LOW_adder_sumout_9_cout.cin[0] (adder)                          3.464   174.458
dut.memory_MUL_LOW_adder_sumout_9_cout.sumout[0] (adder)                       0.049   174.507
dut._zz_344_[48].D[0] (dffre)                                                  3.464   177.971
data arrival time                                                                      177.971

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
dut._zz_344_[48].C[0] (dffre)                                                  3.464     3.464
clock uncertainty                                                              0.000     3.464
cell setup time                                                               -0.039     3.425
data required time                                                                       3.425
----------------------------------------------------------------------------------------------
data required time                                                                       3.425
data arrival time                                                                     -177.971
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -174.546


#Path 5
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[47].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                         0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                          3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                         0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                          3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                         0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                          3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                         0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                          3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.cout[0] (adder)                         0.025   164.016
dut.memory_MUL_LOW_adder_sumout_11_cout.cin[0] (adder)                          3.464   167.480
dut.memory_MUL_LOW_adder_sumout_11_cout.cout[0] (adder)                         0.025   167.505
dut.memory_MUL_LOW_adder_sumout_10_cout.cin[0] (adder)                          3.464   170.969
dut.memory_MUL_LOW_adder_sumout_10_cout.sumout[0] (adder)                       0.049   171.018
dut._zz_344_[47].D[0] (dffre)                                                   3.464   174.482
data arrival time                                                                       174.482

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[47].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -174.482
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -171.057


#Path 6
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[46].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                         0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                          3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                         0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                          3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                         0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                          3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                         0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                          3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.cout[0] (adder)                         0.025   164.016
dut.memory_MUL_LOW_adder_sumout_11_cout.cin[0] (adder)                          3.464   167.480
dut.memory_MUL_LOW_adder_sumout_11_cout.sumout[0] (adder)                       0.049   167.529
dut._zz_344_[46].D[0] (dffre)                                                   3.464   170.993
data arrival time                                                                       170.993

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[46].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -170.993
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -167.568


#Path 7
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[45].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                         0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                          3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                         0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                          3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                         0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                          3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.cout[0] (adder)                         0.025   160.527
dut.memory_MUL_LOW_adder_sumout_12_cout.cin[0] (adder)                          3.464   163.991
dut.memory_MUL_LOW_adder_sumout_12_cout.sumout[0] (adder)                       0.049   164.040
dut._zz_344_[45].D[0] (dffre)                                                   3.464   167.504
data arrival time                                                                       167.504

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[45].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -167.504
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -164.079


#Path 8
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[44].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                         0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                          3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                         0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                          3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.cout[0] (adder)                         0.025   157.038
dut.memory_MUL_LOW_adder_sumout_13_cout.cin[0] (adder)                          3.464   160.502
dut.memory_MUL_LOW_adder_sumout_13_cout.sumout[0] (adder)                       0.049   160.551
dut._zz_344_[44].D[0] (dffre)                                                   3.464   164.015
data arrival time                                                                       164.015

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[44].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -164.015
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -160.590


#Path 9
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[43].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                         0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                          3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.cout[0] (adder)                         0.025   153.549
dut.memory_MUL_LOW_adder_sumout_14_cout.cin[0] (adder)                          3.464   157.013
dut.memory_MUL_LOW_adder_sumout_14_cout.sumout[0] (adder)                       0.049   157.062
dut._zz_344_[43].D[0] (dffre)                                                   3.464   160.526
data arrival time                                                                       160.526

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[43].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -160.526
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -157.101


#Path 10
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[42].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.cout[0] (adder)                         0.025   150.060
dut.memory_MUL_LOW_adder_sumout_15_cout.cin[0] (adder)                          3.464   153.524
dut.memory_MUL_LOW_adder_sumout_15_cout.sumout[0] (adder)                       0.049   153.573
dut._zz_344_[42].D[0] (dffre)                                                   3.464   157.037
data arrival time                                                                       157.037

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[42].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -157.037
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -153.612


#Path 11
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[41].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.cout[0] (adder)                         0.025   146.571
dut.memory_MUL_LOW_adder_sumout_16_cout.cin[0] (adder)                          3.464   150.035
dut.memory_MUL_LOW_adder_sumout_16_cout.sumout[0] (adder)                       0.049   150.084
dut._zz_344_[41].D[0] (dffre)                                                   3.464   153.548
data arrival time                                                                       153.548

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[41].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -153.548
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -150.123


#Path 12
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[40].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.cout[0] (adder)                         0.025   143.082
dut.memory_MUL_LOW_adder_sumout_17_cout.cin[0] (adder)                          3.464   146.546
dut.memory_MUL_LOW_adder_sumout_17_cout.sumout[0] (adder)                       0.049   146.595
dut._zz_344_[40].D[0] (dffre)                                                   3.464   150.059
data arrival time                                                                       150.059

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[40].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -150.059
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -146.634


#Path 13
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[39].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.cout[0] (adder)                         0.025   139.593
dut.memory_MUL_LOW_adder_sumout_19_cout.cin[0] (adder)                          3.464   143.057
dut.memory_MUL_LOW_adder_sumout_19_cout.sumout[0] (adder)                       0.049   143.106
dut._zz_344_[39].D[0] (dffre)                                                   3.464   146.570
data arrival time                                                                       146.570

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[39].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -146.570
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -143.145


#Path 14
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.cout[0] (adder)                         0.025   136.104
dut.memory_MUL_LOW_adder_sumout_20_cout.cin[0] (adder)                          3.464   139.568
dut.memory_MUL_LOW_adder_sumout_20_cout.sumout[0] (adder)                       0.049   139.617
dut._zz_344_[38].D[0] (dffre)                                                   3.464   143.081
data arrival time                                                                       143.081

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[38].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -143.081
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -139.656


#Path 15
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.cout[0] (adder)                         0.025   132.615
dut.memory_MUL_LOW_adder_sumout_21_cout.cin[0] (adder)                          3.464   136.079
dut.memory_MUL_LOW_adder_sumout_21_cout.sumout[0] (adder)                       0.049   136.128
dut._zz_344_[37].D[0] (dffre)                                                   3.464   139.592
data arrival time                                                                       139.592

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[37].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -139.592
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -136.167


#Path 16
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                             3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                        3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                  0.128     7.113
dut._zz_316_[0].in[1] (.names)                                           3.464    10.577
dut._zz_316_[0].out[0] (.names)                                          0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                           3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                        0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                         3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                        0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                          3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                         0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                          3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                         0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                          3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                         0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                          3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                         0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                          3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                         0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                          3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                         0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                          3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                         0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                            3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                           0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                         3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                        0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                         3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                        0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                         3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                        0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                         3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                        0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                         3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                        0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                         3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                        0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                         3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                        0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                         3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                        0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                         3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                        0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                         3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                        0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                         3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                        0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                         3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                        0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                         3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                        0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                         3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                        0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                         3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                        0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                         3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                        0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                         3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                        0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                         3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                        0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                         3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                        0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                         3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                        0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                          3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                         0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                          3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                       0.049   122.348
dut._zz_42__$lut_Y_A.in[5] (frac_lut6)                                   3.464   125.812
dut._zz_42__$lut_Y_A.lut6_out[0] (frac_lut6)                             0.128   125.940
dut._zz_42_[31].in[0] (.names)                                           3.464   129.404
dut._zz_42_[31].out[0] (.names)                                          0.097   129.501
dut.decode_RS2[31].in[2] (frac_lut6)                                     3.464   132.965
dut.decode_RS2[31].lut6_out[0] (frac_lut6)                               0.128   133.093
dut.decode_to_execute_RS2[31].D[0] (dffre)                               3.464   136.557
data arrival time                                                                136.557

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut.decode_to_execute_RS2[31].C[0] (dffre)                               3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.039     3.425
data required time                                                                 3.425
----------------------------------------------------------------------------------------
data required time                                                                 3.425
data arrival time                                                               -136.557
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -133.132


#Path 17
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                             3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                        3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                  0.128     7.113
dut._zz_316_[0].in[1] (.names)                                           3.464    10.577
dut._zz_316_[0].out[0] (.names)                                          0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                           3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                        0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                         3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                        0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                          3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                         0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                          3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                         0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                          3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                         0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                          3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                         0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                          3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                         0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                          3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                         0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                          3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                         0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                            3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                           0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                         3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                        0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                         3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                        0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                         3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                        0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                         3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                        0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                         3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                        0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                         3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                        0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                         3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                        0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                         3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                        0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                         3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                        0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                         3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                        0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                         3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                        0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                         3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                        0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                         3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                        0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                         3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                        0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                         3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                        0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                         3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                        0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                         3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                        0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                         3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                        0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                         3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                        0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                         3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                        0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                          3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                         0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                          3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                       0.049   122.348
dut._zz_42__$lut_Y_A.in[5] (frac_lut6)                                   3.464   125.812
dut._zz_42__$lut_Y_A.lut6_out[0] (frac_lut6)                             0.128   125.940
dut._zz_42_[31].in[0] (.names)                                           3.464   129.404
dut._zz_42_[31].out[0] (.names)                                          0.097   129.501
dut.decode_RS1[31].in[2] (frac_lut6)                                     3.464   132.965
dut.decode_RS1[31].lut6_out[0] (frac_lut6)                               0.128   133.093
dut._zz_209_[31].D[0] (dffre)                                            3.464   136.557
data arrival time                                                                136.557

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_209_[31].C[0] (dffre)                                            3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.039     3.425
data required time                                                                 3.425
----------------------------------------------------------------------------------------
data required time                                                                 3.425
data arrival time                                                               -136.557
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -133.132


#Path 18
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_143_[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                                          3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                                         0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.348
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].in[3] (.names)                        3.464   125.812
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].out[0] (.names)                       0.110   125.922
dut._zz_42_[0].in[5] (frac_lut6)                                                          3.464   129.386
dut._zz_42_[0].lut6_out[0] (frac_lut6)                                                    0.128   129.514
dut.decode_RS2[0].in[2] (.names)                                                          3.464   132.978
dut.decode_RS2[0].out[0] (.names)                                                         0.110   133.088
dut._zz_143_[0].D[0] (dffre)                                                              3.464   136.552
data arrival time                                                                                 136.552

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                              3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -136.552
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -133.127


#Path 19
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                                          3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                                         0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.348
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].in[3] (.names)                        3.464   125.812
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].out[0] (.names)                       0.110   125.922
dut._zz_42_[0].in[5] (frac_lut6)                                                          3.464   129.386
dut._zz_42_[0].lut6_out[0] (frac_lut6)                                                    0.128   129.514
dut.decode_RS1[0].in[2] (.names)                                                          3.464   132.978
dut.decode_RS1[0].out[0] (.names)                                                         0.110   133.088
dut._zz_209_[0].D[0] (dffre)                                                              3.464   136.552
data arrival time                                                                                 136.552

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_209_[0].C[0] (dffre)                                                              3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -136.552
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -133.127


#Path 20
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.execute_to_memory_BRANCH_DO.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                                          3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                                         0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.348
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].in[3] (.names)                        3.464   125.812
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].out[0] (.names)                       0.110   125.922
dut.execute_BRANCH_DO_$lut_Y_A_1.in[4] (frac_lut6)                                        3.464   129.386
dut.execute_BRANCH_DO_$lut_Y_A_1.lut6_out[0] (frac_lut6)                                  0.128   129.514
dut._zz_38_.in[3] (.names)                                                                3.464   132.978
dut._zz_38_.out[0] (.names)                                                               0.097   133.075
dut.execute_to_memory_BRANCH_DO.D[0] (dffre)                                              3.464   136.539
data arrival time                                                                                 136.539

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut.execute_to_memory_BRANCH_DO.C[0] (dffre)                                              3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -136.539
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -133.114


#Path 21
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.cout[0] (adder)                         0.025   129.126
dut.memory_MUL_LOW_adder_sumout_22_cout.cin[0] (adder)                          3.464   132.590
dut.memory_MUL_LOW_adder_sumout_22_cout.sumout[0] (adder)                       0.049   132.639
dut._zz_344_[36].D[0] (dffre)                                                   3.464   136.103
data arrival time                                                                       136.103

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[36].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -136.103
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -132.678


#Path 22
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                             3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                        3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                  0.128     7.113
dut._zz_316_[0].in[1] (.names)                                           3.464    10.577
dut._zz_316_[0].out[0] (.names)                                          0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                           3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                        0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                         3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                        0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                          3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                         0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                          3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                         0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                          3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                         0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                          3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                         0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                          3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                         0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                          3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                         0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                          3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                         0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                            3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                           0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                         3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                        0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                         3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                        0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                         3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                        0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                         3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                        0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                         3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                        0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                         3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                        0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                         3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                        0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                         3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                        0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                         3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                        0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                         3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                        0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                         3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                        0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                         3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                        0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                         3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                        0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                         3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                        0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                         3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                        0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                         3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                        0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                         3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                        0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                         3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                        0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                         3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                        0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                         3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                        0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                          3.464   118.810
dut._zz_313__adder_sumout_8_cout.sumout[0] (adder)                       0.049   118.859
dut._zz_42__$lut_Y_1_A.in[4] (.names)                                    3.464   122.323
dut._zz_42__$lut_Y_1_A.out[0] (.names)                                   0.110   122.433
dut._zz_42_[30].in[0] (.names)                                           3.464   125.897
dut._zz_42_[30].out[0] (.names)                                          0.097   125.994
dut.decode_RS1[30].in[2] (frac_lut6)                                     3.464   129.458
dut.decode_RS1[30].lut6_out[0] (frac_lut6)                               0.128   129.586
dut._zz_209_[30].D[0] (dffre)                                            3.464   133.050
data arrival time                                                                133.050

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_209_[30].C[0] (dffre)                                            3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.039     3.425
data required time                                                                 3.425
----------------------------------------------------------------------------------------
data required time                                                                 3.425
data arrival time                                                               -133.050
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -129.625


#Path 23
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                             3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                        3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                  0.128     7.113
dut._zz_316_[0].in[1] (.names)                                           3.464    10.577
dut._zz_316_[0].out[0] (.names)                                          0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                           3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                        0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                         3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                        0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                          3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                         0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                          3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                         0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                          3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                         0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                          3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                         0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                          3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                         0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                          3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                         0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                          3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                         0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                            3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                           0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                         3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                        0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                         3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                        0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                         3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                        0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                         3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                        0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                         3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                        0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                         3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                        0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                         3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                        0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                         3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                        0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                         3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                        0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                         3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                        0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                         3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                        0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                         3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                        0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                         3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                        0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                         3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                        0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                         3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                        0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                         3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                        0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                         3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                        0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                         3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                        0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                         3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                        0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                         3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                        0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                          3.464   118.810
dut._zz_313__adder_sumout_8_cout.sumout[0] (adder)                       0.049   118.859
dut._zz_42__$lut_Y_1_A.in[4] (.names)                                    3.464   122.323
dut._zz_42__$lut_Y_1_A.out[0] (.names)                                   0.110   122.433
dut._zz_42_[30].in[0] (.names)                                           3.464   125.897
dut._zz_42_[30].out[0] (.names)                                          0.097   125.994
dut.decode_RS2[30].in[2] (frac_lut6)                                     3.464   129.458
dut.decode_RS2[30].lut6_out[0] (frac_lut6)                               0.128   129.586
dut.decode_to_execute_RS2[30].D[0] (dffre)                               3.464   133.050
data arrival time                                                                133.050

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut.decode_to_execute_RS2[30].C[0] (dffre)                               3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.039     3.425
data required time                                                                 3.425
----------------------------------------------------------------------------------------
data required time                                                                 3.425
data arrival time                                                               -133.050
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -129.625


#Path 24
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                                          3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                                         0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.348
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].in[3] (.names)                        3.464   125.812
dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0].out[0] (.names)                       0.110   125.922
dut._zz_42_[0].in[5] (frac_lut6)                                                          3.464   129.386
dut._zz_42_[0].lut6_out[0] (frac_lut6)                                                    0.128   129.514
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0].D[0] (dffre)                            3.464   132.978
data arrival time                                                                                 132.978

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0].C[0] (dffre)                            3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -132.978
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -129.553


#Path 25
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                  3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                             3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                       0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                3.464    10.577
dut._zz_316_[0].out[0] (.names)                                               0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                             0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                              3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                             0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                               3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                              0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                               3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                              0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                               3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                              0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                               3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                              0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                               3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                              0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                               3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                              0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                               3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                              0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                 3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                              3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                             0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                              3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                             0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                              3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                             0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                              3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                             0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                              3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                             0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                              3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                             0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                              3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                             0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                              3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                             0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                              3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                             0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                              3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                             0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                              3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                             0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                              3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                             0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                              3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                             0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                              3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                             0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                              3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                             0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                              3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                             0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                              3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                             0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                              3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                             0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                              3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                             0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                              3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                             0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                               3.464   118.810
dut._zz_313__adder_sumout_8_cout.cout[0] (adder)                              0.025   118.835
dut._zz_313__adder_sumout_7_cout.cin[0] (adder)                               3.464   122.299
dut._zz_313__adder_sumout_7_cout.sumout[0] (adder)                            0.049   122.348
dut._zz_42__$lut_Y_A.in[5] (frac_lut6)                                        3.464   125.812
dut._zz_42__$lut_Y_A.lut6_out[0] (frac_lut6)                                  0.128   125.940
dut._zz_42_[31].in[0] (.names)                                                3.464   129.404
dut._zz_42_[31].out[0] (.names)                                               0.097   129.501
dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess.D[0] (dffre)                       3.464   132.965
data arrival time                                                                     132.965

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess.C[0] (dffre)                       3.464     3.464
clock uncertainty                                                             0.000     3.464
cell setup time                                                              -0.039     3.425
data required time                                                                      3.425
---------------------------------------------------------------------------------------------
data required time                                                                      3.425
data arrival time                                                                    -132.965
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -129.540


#Path 26
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.cout[0] (adder)                         0.025   125.637
dut.memory_MUL_LOW_adder_sumout_23_cout.cin[0] (adder)                          3.464   129.101
dut.memory_MUL_LOW_adder_sumout_23_cout.sumout[0] (adder)                       0.049   129.150
dut._zz_344_[35].D[0] (dffre)                                                   3.464   132.614
data arrival time                                                                       132.614

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[35].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -132.614
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -129.189


#Path 27
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                         0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                          3.464   115.321
dut._zz_313__adder_sumout_10_cout.sumout[0] (adder)                       0.049   115.370
dut._zz_42__$lut_Y_2_A.in[4] (.names)                                     3.464   118.834
dut._zz_42__$lut_Y_2_A.out[0] (.names)                                    0.110   118.944
dut._zz_42_[29].in[0] (.names)                                            3.464   122.408
dut._zz_42_[29].out[0] (.names)                                           0.097   122.505
dut.decode_RS2[29].in[2] (frac_lut6)                                      3.464   125.969
dut.decode_RS2[29].lut6_out[0] (frac_lut6)                                0.128   126.097
dut.decode_to_execute_RS2[29].D[0] (dffre)                                3.464   129.561
data arrival time                                                                 129.561

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut.decode_to_execute_RS2[29].C[0] (dffre)                                3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -129.561
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -126.136


#Path 28
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                  3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                             3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                       0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                3.464    10.577
dut._zz_316_[0].out[0] (.names)                                               0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                             0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                              3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                             0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                               3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                              0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                               3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                              0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                               3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                              0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                               3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                              0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                               3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                              0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                               3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                              0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                               3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                              0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                 3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                              3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                             0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                              3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                             0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                              3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                             0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                              3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                             0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                              3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                             0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                              3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                             0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                              3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                             0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                              3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                             0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                              3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                             0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                              3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                             0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                              3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                             0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                              3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                             0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                              3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                             0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                              3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                             0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                              3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                             0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                              3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                             0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                              3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                             0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                              3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                             0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                              3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                             0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                              3.464   115.321
dut._zz_313__adder_sumout_10_cout.sumout[0] (adder)                           0.049   115.370
dut._zz_42__$lut_Y_2_A.in[4] (.names)                                         3.464   118.834
dut._zz_42__$lut_Y_2_A.out[0] (.names)                                        0.110   118.944
dut.decode_RS1_frac_lut6_lut6_out_in[5].in[1] (.names)                        3.464   122.408
dut.decode_RS1_frac_lut6_lut6_out_in[5].out[0] (.names)                       0.097   122.505
dut.decode_RS1[29].in[0] (frac_lut6)                                          3.464   125.969
dut.decode_RS1[29].lut6_out[0] (frac_lut6)                                    0.128   126.097
dut._zz_209_[29].D[0] (dffre)                                                 3.464   129.561
data arrival time                                                                     129.561

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dut._zz_209_[29].C[0] (dffre)                                                 3.464     3.464
clock uncertainty                                                             0.000     3.464
cell setup time                                                              -0.039     3.425
data required time                                                                      3.425
---------------------------------------------------------------------------------------------
data required time                                                                      3.425
data arrival time                                                                    -129.561
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -126.136


#Path 29
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                          3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                        0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                     3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                               0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                        3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                       0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                        3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                     0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                      3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                     0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                       3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                      0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                       3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                      0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                       3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                      0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                       3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                      0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                       3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                      0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                       3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                      0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                       3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                      0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                         3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                        0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                      3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                     0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                      3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                     0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                      3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                     0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                      3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                     0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                      3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                     0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                      3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                     0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                      3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                     0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                      3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                     0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                      3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                     0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                      3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                     0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                      3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                     0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                      3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                     0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                      3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                     0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                      3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                     0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                      3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                     0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                      3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                     0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                      3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                     0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                      3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                     0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                      3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                                     0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                                      3.464   115.321
dut._zz_313__adder_sumout_10_cout.cout[0] (adder)                                     0.025   115.346
dut._zz_313__adder_sumout_8_cout.cin[0] (adder)                                       3.464   118.810
dut._zz_313__adder_sumout_8_cout.sumout[0] (adder)                                    0.049   118.859
dut._zz_42__$lut_Y_1_A.in[4] (.names)                                                 3.464   122.323
dut._zz_42__$lut_Y_1_A.out[0] (.names)                                                0.110   122.433
dut._zz_42_[30].in[0] (.names)                                                        3.464   125.897
dut._zz_42_[30].out[0] (.names)                                                       0.097   125.994
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30].D[0] (dffre)                       3.464   129.458
data arrival time                                                                             129.458

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30].C[0] (dffre)                       3.464     3.464
clock uncertainty                                                                     0.000     3.464
cell setup time                                                                      -0.039     3.425
data required time                                                                              3.425
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.425
data arrival time                                                                            -129.458
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -126.033


#Path 30
Startpoint: dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                                          0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].C[0] (dffre)                                                                  3.464     3.464
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre) [clock-to-output]                                                0.057     3.521
dut._zz_387_.in[0] (.names)                                                                                                    3.464     6.985
dut._zz_387_.out[0] (.names)                                                                                                   0.097     7.082
dut._zz_124_.in[0] (.names)                                                                                                    3.464    10.546
dut._zz_124_.out[0] (.names)                                                                                                   0.097    10.643
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.b[0] (adder)                                                                   3.464    14.107
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.cout[0] (adder)                                                                0.027    14.134
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cin[0] (adder)                                                                 3.464    17.598
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cout[0] (adder)                                                                0.025    17.623
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cin[0] (adder)                                                                  3.464    21.087
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cout[0] (adder)                                                                 0.025    21.112
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cin[0] (adder)                                                                  3.464    24.576
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cout[0] (adder)                                                                 0.025    24.601
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cin[0] (adder)                                                                  3.464    28.065
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cout[0] (adder)                                                                 0.025    28.090
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cin[0] (adder)                                                                  3.464    31.554
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cout[0] (adder)                                                                 0.025    31.579
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cin[0] (adder)                                                                  3.464    35.043
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cout[0] (adder)                                                                 0.025    35.068
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cin[0] (adder)                                                                  3.464    38.532
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cout[0] (adder)                                                                 0.025    38.557
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cin[0] (adder)                                                                  3.464    42.021
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cout[0] (adder)                                                                 0.025    42.046
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cin[0] (adder)                                                                    3.464    45.510
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cout[0] (adder)                                                                   0.025    45.535
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cin[0] (adder)                                                                 3.464    48.999
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cout[0] (adder)                                                                0.025    49.024
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cin[0] (adder)                                                                 3.464    52.488
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cout[0] (adder)                                                                0.025    52.513
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cin[0] (adder)                                                                 3.464    55.977
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cout[0] (adder)                                                                0.025    56.002
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cin[0] (adder)                                                                 3.464    59.466
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cout[0] (adder)                                                                0.025    59.491
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cin[0] (adder)                                                                 3.464    62.955
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cout[0] (adder)                                                                0.025    62.980
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cin[0] (adder)                                                                 3.464    66.444
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cout[0] (adder)                                                                0.025    66.469
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cin[0] (adder)                                                                 3.464    69.933
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cout[0] (adder)                                                                0.025    69.958
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cin[0] (adder)                                                                 3.464    73.422
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cout[0] (adder)                                                                0.025    73.447
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cin[0] (adder)                                                                 3.464    76.911
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cout[0] (adder)                                                                0.025    76.936
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cin[0] (adder)                                                                 3.464    80.400
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cout[0] (adder)                                                                0.025    80.425
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cin[0] (adder)                                                                 3.464    83.889
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cout[0] (adder)                                                                0.025    83.914
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cin[0] (adder)                                                                 3.464    87.378
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cout[0] (adder)                                                                0.025    87.403
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cin[0] (adder)                                                                 3.464    90.867
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cout[0] (adder)                                                                0.025    90.892
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cin[0] (adder)                                                                 3.464    94.356
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cout[0] (adder)                                                                0.025    94.381
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cin[0] (adder)                                                                 3.464    97.845
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cout[0] (adder)                                                                0.025    97.870
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cin[0] (adder)                                                                 3.464   101.334
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cout[0] (adder)                                                                0.025   101.359
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cin[0] (adder)                                                                 3.464   104.823
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cout[0] (adder)                                                                0.025   104.848
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cin[0] (adder)                                                                 3.464   108.312
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cout[0] (adder)                                                                0.025   108.337
dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout.cin[0] (adder)                                                                 3.464   111.801
dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout.cout[0] (adder)                                                                0.025   111.826
dut.IBusCachedPlugin_pcs_4_adder_sumout_9_cout.cin[0] (adder)                                                                  3.464   115.290
dut.IBusCachedPlugin_pcs_4_adder_sumout_9_cout.cout[0] (adder)                                                                 0.025   115.315
dut.IBusCachedPlugin_pcs_4_adder_sumout_7_cout.cin[0] (adder)                                                                  3.464   118.779
dut.IBusCachedPlugin_pcs_4_adder_sumout_7_cout.sumout[0] (adder)                                                               0.049   118.828
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A.in[4] (frac_lut6)                             3.464   122.292
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A.lut6_out[0] (frac_lut6)                       0.128   122.420
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D.in[1] (.names)                                         3.464   125.884
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D.out[0] (.names)                                        0.110   125.994
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess.D[0] (dffre)                                                     3.464   129.458
data arrival time                                                                                                                      129.458

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                                          0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess.C[0] (dffre)                                                     3.464     3.464
clock uncertainty                                                                                                              0.000     3.464
cell setup time                                                                                                               -0.039     3.425
data required time                                                                                                                       3.425
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       3.425
data arrival time                                                                                                                     -129.458
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -126.033


#Path 31
Startpoint: dut._zz_209_[31].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_203_[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
dut._zz_209_[31].C[0] (dffre)                                                                          3.464     3.464
dut._zz_209_[31].Q[0] (dffre) [clock-to-output]                                                        0.057     3.521
dut._zz_208_.in[0] (.names)                                                                            3.464     6.985
dut._zz_208_.out[0] (.names)                                                                           0.097     7.082
dut._zz_208__$lut_A_Y[0].in[1] (.names)                                                                3.464    10.546
dut._zz_208__$lut_A_Y[0].out[0] (.names)                                                               0.097    10.643
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.b[0] (adder)                          3.464    14.107
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.027    14.134
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    17.598
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    17.623
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    21.087
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    21.112
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    24.576
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    24.601
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    28.065
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    28.090
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    31.554
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    31.579
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    35.043
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    35.068
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    38.532
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    38.557
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    42.021
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    42.046
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    45.510
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    45.535
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    48.999
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    49.024
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    52.488
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    52.513
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    55.977
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    56.002
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    59.466
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    59.491
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    62.955
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    62.980
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    66.444
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    66.469
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    69.933
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    69.958
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    73.422
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    73.447
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    76.911
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    76.936
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    80.400
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    80.425
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    83.889
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    83.914
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                        3.464    87.378
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                       0.025    87.403
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    90.867
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    90.892
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    94.356
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    94.381
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    97.845
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    97.870
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464   101.334
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025   101.359
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464   104.823
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025   104.848
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464   108.312
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025   108.337
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464   111.801
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025   111.826
dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464   115.290
dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025   115.315
dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464   118.779
dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025   118.804
dut.memory_DivPlugin_rs1_dffre_Q_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                           3.464   122.268
dut.memory_DivPlugin_rs1_dffre_Q_D_$lut_Y_A_adder_sumout_cout.sumout[0] (adder)                        0.049   122.317
dut.memory_DivPlugin_rs1_dffre_Q_D.in[1] (.names)                                                      3.464   125.781
dut.memory_DivPlugin_rs1_dffre_Q_D.out[0] (.names)                                                     0.097   125.878
dut._zz_203_[31].D[0] (dffre)                                                                          3.464   129.342
data arrival time                                                                                              129.342

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
dut._zz_203_[31].C[0] (dffre)                                                                          3.464     3.464
clock uncertainty                                                                                      0.000     3.464
cell setup time                                                                                       -0.039     3.425
data required time                                                                                               3.425
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.425
data arrival time                                                                                             -129.342
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -125.917


#Path 32
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[19].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_13_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_13_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[19].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[19].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 33
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[9].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_23_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_23_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[9].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[9].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 34
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[10].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_22_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_22_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[10].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[10].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 35
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[11].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_21_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_21_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[11].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[11].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 36
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[12].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_20_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_20_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[12].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[12].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 37
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[31].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_1_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_1_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[31].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[31].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 38
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[13].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_19_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_19_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[13].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[13].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 39
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[14].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_18_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_18_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[14].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[14].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 40
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[15].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_17_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_17_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[15].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[15].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 41
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[16].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_16_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_16_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[16].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[16].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 42
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[17].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_15_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_15_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[17].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[17].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 43
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[20].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_12_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_12_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[20].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[20].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 44
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[21].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_11_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_11_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[21].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[21].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 45
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[22].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_10_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_10_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[22].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[22].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 46
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[18].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_14_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_14_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[18].D[0] (dff)                                                               3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[18].C[0] (dff)                                                               3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 47
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[25].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_7_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_7_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[25].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[25].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 48
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[8].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_24_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_24_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[8].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[8].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 49
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[32].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                           3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                         0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                          3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                         0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                         3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                      0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                       3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                      0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                       3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                      0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                        3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                       0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                        3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                       0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                        3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                       0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                        3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                       0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                        3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                       0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                        3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                       0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                          3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                         0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                       3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                      0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                       3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                      0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                       3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                      0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                       3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                      0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                       3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                      0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                       3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                      0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                       3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                      0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                       3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                      0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                       3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                      0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                       3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                      0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                       3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                      0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                       3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                      0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                       3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                      0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                       3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                      0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                       3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                      0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                       3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                      0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                       3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                      0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                       3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                      0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                       3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                      0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                       3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                      0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                        3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                       0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                        3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                       0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                        3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                     0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[32].D[0] (dff)                                                            3.464   129.301
data arrival time                                                                              129.301

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
dut._zz_204_[32].C[0] (dff)                                                            3.464     3.464
clock uncertainty                                                                      0.000     3.464
cell setup time                                                                       -0.039     3.425
data required time                                                                               3.425
------------------------------------------------------------------------------------------------------
data required time                                                                               3.425
data arrival time                                                                             -129.301
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -125.876


#Path 50
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[23].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_9_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_9_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[23].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[23].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 51
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[24].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_8_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_8_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[24].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[24].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 52
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[26].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_6_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_6_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[26].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[26].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 53
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[27].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_5_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_5_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[27].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[27].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 54
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[28].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_4_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_4_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[28].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[28].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 55
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[29].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_3_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_3_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[29].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[29].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 56
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[7].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_25_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_25_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[7].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[7].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 57
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[2].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_30_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_30_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[2].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[2].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 58
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[30].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                             3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                            3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                           0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                           3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                        0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                         3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                        0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                         3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                        0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                          3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                         0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                          3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                         0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                          3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                         0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                          3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                         0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                          3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                         0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                          3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                         0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                            3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                           0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                         3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                        0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                         3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                        0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                         3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                        0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                         3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                        0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                         3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                        0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                         3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                        0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                         3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                        0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                         3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                        0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                         3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                        0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                         3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                        0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                         3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                        0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                         3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                        0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                         3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                        0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                         3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                        0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                         3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                        0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                         3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                        0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                         3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                        0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                         3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                        0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                         3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                        0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                         3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                        0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                          3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                         0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                          3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                         0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                          3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                       0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_2_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_2_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[30].D[0] (dff)                                                              3.464   129.301
data arrival time                                                                                129.301

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_204_[30].C[0] (dff)                                                              3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -129.301
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -125.876


#Path 59
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[3].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_29_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_29_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[3].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[3].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 60
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[1].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_31_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_31_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[1].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[1].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 61
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[4].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_28_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_28_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[4].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[4].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 62
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[5].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_27_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_27_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[5].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[5].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 63
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_204_[6].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                              3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                                            0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                                             3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                                            0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                                            3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                                         0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                                          3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                                         0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                                          3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                                         0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                                           3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                                          0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                                           3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                                          0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                                           3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                                          0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                                           3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                                          0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                                           3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                                          0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                                           3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                                          0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                                             3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                                            0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                                          3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                                         0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                                          3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                                         0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                                          3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                                         0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                                          3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                                         0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                                          3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                                         0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                                          3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                                         0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                                          3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                                         0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                                          3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                                         0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                                          3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                                         0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                                          3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                                         0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                                          3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                                         0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                                          3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                                         0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                                          3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                                         0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                                          3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                                         0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                                          3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                                         0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                                          3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                                         0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                                          3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                                         0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                                          3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                                         0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                                          3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                                         0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                                          3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                                         0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                                           3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                                          0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                                           3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                                          0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                                           3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                                        0.049   122.245
dut.memory_DivPlugin_accumulator_dff_Q_26_D.in[1] (frac_lut6)                             3.464   125.709
dut.memory_DivPlugin_accumulator_dff_Q_26_D.lut6_out[0] (frac_lut6)                       0.128   125.837
dut._zz_204_[6].D[0] (dff)                                                                3.464   129.301
data arrival time                                                                                 129.301

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
dut._zz_204_[6].C[0] (dff)                                                                3.464     3.464
clock uncertainty                                                                         0.000     3.464
cell setup time                                                                          -0.039     3.425
data required time                                                                                  3.425
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.425
data arrival time                                                                                -129.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -125.876


#Path 64
Startpoint: dut._zz_350_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_203_[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dut._zz_350_[0].C[0] (dffre)                                                3.464     3.464
dut._zz_350_[0].Q[0] (dffre) [clock-to-output]                              0.057     3.521
dut._zz_205__adder_sumout_b[0].in[0] (.names)                               3.464     6.985
dut._zz_205__adder_sumout_b[0].out[0] (.names)                              0.097     7.082
dut._zz_205__adder_sumout_32_cout.b[0] (adder)                              3.464    10.546
dut._zz_205__adder_sumout_32_cout.cout[0] (adder)                           0.027    10.573
dut._zz_205__adder_sumout_21_cout.cin[0] (adder)                            3.464    14.037
dut._zz_205__adder_sumout_21_cout.cout[0] (adder)                           0.025    14.062
dut._zz_205__adder_sumout_10_cout.cin[0] (adder)                            3.464    17.526
dut._zz_205__adder_sumout_10_cout.cout[0] (adder)                           0.025    17.551
dut._zz_205__adder_sumout_6_cout.cin[0] (adder)                             3.464    21.015
dut._zz_205__adder_sumout_6_cout.cout[0] (adder)                            0.025    21.040
dut._zz_205__adder_sumout_5_cout.cin[0] (adder)                             3.464    24.504
dut._zz_205__adder_sumout_5_cout.cout[0] (adder)                            0.025    24.529
dut._zz_205__adder_sumout_4_cout.cin[0] (adder)                             3.464    27.993
dut._zz_205__adder_sumout_4_cout.cout[0] (adder)                            0.025    28.018
dut._zz_205__adder_sumout_3_cout.cin[0] (adder)                             3.464    31.482
dut._zz_205__adder_sumout_3_cout.cout[0] (adder)                            0.025    31.507
dut._zz_205__adder_sumout_2_cout.cin[0] (adder)                             3.464    34.971
dut._zz_205__adder_sumout_2_cout.cout[0] (adder)                            0.025    34.996
dut._zz_205__adder_sumout_1_cout.cin[0] (adder)                             3.464    38.460
dut._zz_205__adder_sumout_1_cout.cout[0] (adder)                            0.025    38.485
dut._zz_205__adder_sumout_cout.cin[0] (adder)                               3.464    41.949
dut._zz_205__adder_sumout_cout.cout[0] (adder)                              0.025    41.974
dut._zz_205__adder_sumout_31_cout.cin[0] (adder)                            3.464    45.438
dut._zz_205__adder_sumout_31_cout.cout[0] (adder)                           0.025    45.463
dut._zz_205__adder_sumout_30_cout.cin[0] (adder)                            3.464    48.927
dut._zz_205__adder_sumout_30_cout.cout[0] (adder)                           0.025    48.952
dut._zz_205__adder_sumout_29_cout.cin[0] (adder)                            3.464    52.416
dut._zz_205__adder_sumout_29_cout.cout[0] (adder)                           0.025    52.441
dut._zz_205__adder_sumout_28_cout.cin[0] (adder)                            3.464    55.905
dut._zz_205__adder_sumout_28_cout.cout[0] (adder)                           0.025    55.930
dut._zz_205__adder_sumout_27_cout.cin[0] (adder)                            3.464    59.394
dut._zz_205__adder_sumout_27_cout.cout[0] (adder)                           0.025    59.419
dut._zz_205__adder_sumout_26_cout.cin[0] (adder)                            3.464    62.883
dut._zz_205__adder_sumout_26_cout.cout[0] (adder)                           0.025    62.908
dut._zz_205__adder_sumout_25_cout.cin[0] (adder)                            3.464    66.372
dut._zz_205__adder_sumout_25_cout.cout[0] (adder)                           0.025    66.397
dut._zz_205__adder_sumout_24_cout.cin[0] (adder)                            3.464    69.861
dut._zz_205__adder_sumout_24_cout.cout[0] (adder)                           0.025    69.886
dut._zz_205__adder_sumout_23_cout.cin[0] (adder)                            3.464    73.350
dut._zz_205__adder_sumout_23_cout.cout[0] (adder)                           0.025    73.375
dut._zz_205__adder_sumout_22_cout.cin[0] (adder)                            3.464    76.839
dut._zz_205__adder_sumout_22_cout.cout[0] (adder)                           0.025    76.864
dut._zz_205__adder_sumout_20_cout.cin[0] (adder)                            3.464    80.328
dut._zz_205__adder_sumout_20_cout.cout[0] (adder)                           0.025    80.353
dut._zz_205__adder_sumout_19_cout.cin[0] (adder)                            3.464    83.817
dut._zz_205__adder_sumout_19_cout.cout[0] (adder)                           0.025    83.842
dut._zz_205__adder_sumout_18_cout.cin[0] (adder)                            3.464    87.306
dut._zz_205__adder_sumout_18_cout.cout[0] (adder)                           0.025    87.331
dut._zz_205__adder_sumout_17_cout.cin[0] (adder)                            3.464    90.795
dut._zz_205__adder_sumout_17_cout.cout[0] (adder)                           0.025    90.820
dut._zz_205__adder_sumout_16_cout.cin[0] (adder)                            3.464    94.284
dut._zz_205__adder_sumout_16_cout.cout[0] (adder)                           0.025    94.309
dut._zz_205__adder_sumout_15_cout.cin[0] (adder)                            3.464    97.773
dut._zz_205__adder_sumout_15_cout.cout[0] (adder)                           0.025    97.798
dut._zz_205__adder_sumout_14_cout.cin[0] (adder)                            3.464   101.262
dut._zz_205__adder_sumout_14_cout.cout[0] (adder)                           0.025   101.287
dut._zz_205__adder_sumout_13_cout.cin[0] (adder)                            3.464   104.751
dut._zz_205__adder_sumout_13_cout.cout[0] (adder)                           0.025   104.776
dut._zz_205__adder_sumout_12_cout.cin[0] (adder)                            3.464   108.240
dut._zz_205__adder_sumout_12_cout.cout[0] (adder)                           0.025   108.265
dut._zz_205__adder_sumout_11_cout.cin[0] (adder)                            3.464   111.729
dut._zz_205__adder_sumout_11_cout.cout[0] (adder)                           0.025   111.754
dut._zz_205__adder_sumout_9_cout.cin[0] (adder)                             3.464   115.218
dut._zz_205__adder_sumout_9_cout.cout[0] (adder)                            0.025   115.243
dut._zz_205__adder_sumout_8_cout.cin[0] (adder)                             3.464   118.707
dut._zz_205__adder_sumout_8_cout.cout[0] (adder)                            0.025   118.732
dut._zz_205__adder_sumout_7_cout.cin[0] (adder)                             3.464   122.196
dut._zz_205__adder_sumout_7_cout.sumout[0] (adder)                          0.049   122.245
dut.memory_DivPlugin_rs1_dffre_Q_31_D.in[2] (.names)                        3.464   125.709
dut.memory_DivPlugin_rs1_dffre_Q_31_D.out[0] (.names)                       0.097   125.806
dut._zz_203_[0].D[0] (dffre)                                                3.464   129.270
data arrival time                                                                   129.270

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dut._zz_203_[0].C[0] (dffre)                                                3.464     3.464
clock uncertainty                                                           0.000     3.464
cell setup time                                                            -0.039     3.425
data required time                                                                    3.425
-------------------------------------------------------------------------------------------
data required time                                                                    3.425
data arrival time                                                                  -129.270
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -125.845


#Path 65
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.cout[0] (adder)                         0.025   122.148
dut.memory_MUL_LOW_adder_sumout_24_cout.cin[0] (adder)                          3.464   125.612
dut.memory_MUL_LOW_adder_sumout_24_cout.sumout[0] (adder)                       0.049   125.661
dut._zz_344_[34].D[0] (dffre)                                                   3.464   129.125
data arrival time                                                                       129.125

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[34].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -129.125
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -125.700


#Path 66
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                          3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                        0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                     3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                               0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                        3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                       0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                        3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                     0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                      3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                     0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                       3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                      0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                       3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                      0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                       3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                      0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                       3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                      0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                       3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                      0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                       3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                      0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                       3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                      0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                         3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                        0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                      3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                     0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                      3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                     0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                      3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                     0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                      3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                     0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                      3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                     0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                      3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                     0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                      3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                     0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                      3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                     0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                      3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                     0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                      3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                     0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                      3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                     0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                      3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                     0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                      3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                     0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                      3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                     0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                      3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                     0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                      3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                     0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                      3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                     0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                      3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                     0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                      3.464   111.832
dut._zz_313__adder_sumout_11_cout.cout[0] (adder)                                     0.025   111.857
dut._zz_313__adder_sumout_10_cout.cin[0] (adder)                                      3.464   115.321
dut._zz_313__adder_sumout_10_cout.sumout[0] (adder)                                   0.049   115.370
dut._zz_42__$lut_Y_2_A.in[4] (.names)                                                 3.464   118.834
dut._zz_42__$lut_Y_2_A.out[0] (.names)                                                0.110   118.944
dut._zz_42_[29].in[0] (.names)                                                        3.464   122.408
dut._zz_42_[29].out[0] (.names)                                                       0.097   122.505
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29].D[0] (dffre)                       3.464   125.969
data arrival time                                                                             125.969

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29].C[0] (dffre)                       3.464     3.464
clock uncertainty                                                                     0.000     3.464
cell setup time                                                                      -0.039     3.425
data required time                                                                              3.425
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.425
data arrival time                                                                            -125.969
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -122.544


#Path 67
Startpoint: dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].C[0] (dffre)                                            3.464     3.464
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_387_.in[0] (.names)                                                                              3.464     6.985
dut._zz_387_.out[0] (.names)                                                                             0.097     7.082
dut._zz_124_.in[0] (.names)                                                                              3.464    10.546
dut._zz_124_.out[0] (.names)                                                                             0.097    10.643
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.b[0] (adder)                                             3.464    14.107
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.cout[0] (adder)                                          0.027    14.134
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cin[0] (adder)                                           3.464    17.598
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cout[0] (adder)                                          0.025    17.623
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cin[0] (adder)                                            3.464    21.087
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cout[0] (adder)                                           0.025    21.112
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cin[0] (adder)                                            3.464    24.576
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cout[0] (adder)                                           0.025    24.601
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cin[0] (adder)                                            3.464    28.065
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cout[0] (adder)                                           0.025    28.090
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cin[0] (adder)                                            3.464    31.554
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cout[0] (adder)                                           0.025    31.579
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cin[0] (adder)                                            3.464    35.043
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cout[0] (adder)                                           0.025    35.068
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cin[0] (adder)                                            3.464    38.532
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cout[0] (adder)                                           0.025    38.557
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cin[0] (adder)                                            3.464    42.021
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cout[0] (adder)                                           0.025    42.046
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cin[0] (adder)                                              3.464    45.510
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cout[0] (adder)                                             0.025    45.535
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cin[0] (adder)                                           3.464    48.999
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cout[0] (adder)                                          0.025    49.024
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cin[0] (adder)                                           3.464    52.488
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cout[0] (adder)                                          0.025    52.513
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cin[0] (adder)                                           3.464    55.977
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cout[0] (adder)                                          0.025    56.002
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cin[0] (adder)                                           3.464    59.466
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cout[0] (adder)                                          0.025    59.491
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cin[0] (adder)                                           3.464    62.955
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cout[0] (adder)                                          0.025    62.980
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cin[0] (adder)                                           3.464    66.444
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cout[0] (adder)                                          0.025    66.469
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cin[0] (adder)                                           3.464    69.933
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cout[0] (adder)                                          0.025    69.958
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cin[0] (adder)                                           3.464    73.422
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cout[0] (adder)                                          0.025    73.447
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cin[0] (adder)                                           3.464    76.911
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cout[0] (adder)                                          0.025    76.936
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cin[0] (adder)                                           3.464    80.400
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cout[0] (adder)                                          0.025    80.425
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cin[0] (adder)                                           3.464    83.889
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cout[0] (adder)                                          0.025    83.914
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cin[0] (adder)                                           3.464    87.378
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cout[0] (adder)                                          0.025    87.403
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cin[0] (adder)                                           3.464    90.867
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cout[0] (adder)                                          0.025    90.892
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cin[0] (adder)                                           3.464    94.356
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cout[0] (adder)                                          0.025    94.381
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cin[0] (adder)                                           3.464    97.845
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cout[0] (adder)                                          0.025    97.870
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cin[0] (adder)                                           3.464   101.334
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cout[0] (adder)                                          0.025   101.359
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cin[0] (adder)                                           3.464   104.823
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cout[0] (adder)                                          0.025   104.848
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cin[0] (adder)                                           3.464   108.312
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cout[0] (adder)                                          0.025   108.337
dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout.cin[0] (adder)                                           3.464   111.801
dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout.cout[0] (adder)                                          0.025   111.826
dut.IBusCachedPlugin_pcs_4_adder_sumout_9_cout.cin[0] (adder)                                            3.464   115.290
dut.IBusCachedPlugin_pcs_4_adder_sumout_9_cout.sumout[0] (adder)                                         0.049   115.339
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A.in[4] (frac_lut6)                                3.464   118.803
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A.lut6_out[0] (frac_lut6)                          0.128   118.931
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D.in[1] (.names)                                            3.464   122.395
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D.out[0] (.names)                                           0.110   122.505
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30].D[0] (dffre)                       3.464   125.969
data arrival time                                                                                                125.969

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30].C[0] (dffre)                       3.464     3.464
clock uncertainty                                                                                        0.000     3.464
cell setup time                                                                                         -0.039     3.425
data required time                                                                                                 3.425
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 3.425
data arrival time                                                                                               -125.969
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -122.544


#Path 68
Startpoint: dut._zz_209_[31].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_203_[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                   0.000     0.000
dut._zz_209_[31].C[0] (dffre)                                                                           3.464     3.464
dut._zz_209_[31].Q[0] (dffre) [clock-to-output]                                                         0.057     3.521
dut._zz_208_.in[0] (.names)                                                                             3.464     6.985
dut._zz_208_.out[0] (.names)                                                                            0.097     7.082
dut._zz_208__$lut_A_Y[0].in[1] (.names)                                                                 3.464    10.546
dut._zz_208__$lut_A_Y[0].out[0] (.names)                                                                0.097    10.643
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.b[0] (adder)                           3.464    14.107
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.027    14.134
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    17.598
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    17.623
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    21.087
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    21.112
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    24.576
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    24.601
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    28.065
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    28.090
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    31.554
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    31.579
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    35.043
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    35.068
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    38.532
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    38.557
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    42.021
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    42.046
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    45.510
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    45.535
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    48.999
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    49.024
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    52.488
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    52.513
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    55.977
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    56.002
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    59.466
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    59.491
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    62.955
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    62.980
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    66.444
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    66.469
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    69.933
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    69.958
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    73.422
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    73.447
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    76.911
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    76.936
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    80.400
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    80.425
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    83.889
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    83.914
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    87.378
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    87.403
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    90.867
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    90.892
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    94.356
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    94.381
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    97.845
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    97.870
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   101.334
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   101.359
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   104.823
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   104.848
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   108.312
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   108.337
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   111.801
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   111.826
dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   115.290
dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   115.315
dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   118.779
dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout.sumout[0] (adder)                       0.049   118.828
dut.memory_DivPlugin_rs1_dffre_Q_1_D.in[1] (.names)                                                     3.464   122.292
dut.memory_DivPlugin_rs1_dffre_Q_1_D.out[0] (.names)                                                    0.097   122.389
dut._zz_203_[30].D[0] (dffre)                                                                           3.464   125.853
data arrival time                                                                                               125.853

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                   0.000     0.000
dut._zz_203_[30].C[0] (dffre)                                                                           3.464     3.464
clock uncertainty                                                                                       0.000     3.464
cell setup time                                                                                        -0.039     3.425
data required time                                                                                                3.425
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                3.425
data arrival time                                                                                              -125.853
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -122.428


#Path 69
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_175_[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                            3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                           3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                        0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                         3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                        0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                          3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                         0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                          3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                         0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                          3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                         0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                          3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                         0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                          3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                         0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                          3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                         0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                          3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                         0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                            3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                           0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                         3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                        0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                         3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                        0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                         3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                        0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                         3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                        0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                         3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                        0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                         3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                        0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                         3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                        0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                         3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                        0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                         3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                        0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                         3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                        0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                         3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                        0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                         3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                        0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                         3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                        0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                         3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                        0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                         3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                        0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                         3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                        0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                         3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                        0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                         3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                        0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                         3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                        0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                         3.464   108.168
dut._zz_347__adder_sumout_10_cout.cout[0] (adder)                        0.025   108.193
dut._zz_347__adder_sumout_8_cout.cin[0] (adder)                          3.464   111.657
dut._zz_347__adder_sumout_8_cout.cout[0] (adder)                         0.025   111.682
dut._zz_347__adder_sumout_7_cout.cin[0] (adder)                          3.464   115.146
dut._zz_347__adder_sumout_7_cout.sumout[0] (adder)                       0.049   115.195
dut._zz_89__$lut_Y_A.in[3] (frac_lut6)                                   3.464   118.659
dut._zz_89__$lut_Y_A.lut6_out[0] (frac_lut6)                             0.128   118.787
dut._zz_89_[31].in[1] (.names)                                           3.464   122.251
dut._zz_89_[31].out[0] (.names)                                          0.110   122.361
dut._zz_175_[31].D[0] (dffre)                                            3.464   125.825
data arrival time                                                                125.825

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_175_[31].C[0] (dffre)                                            3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.039     3.425
data required time                                                                 3.425
----------------------------------------------------------------------------------------
data required time                                                                 3.425
data arrival time                                                               -125.825
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -122.400


#Path 70
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_241_[0].d_in[31] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                            3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                           3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                        0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                         3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                        0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                          3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                         0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                          3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                         0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                          3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                         0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                          3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                         0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                          3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                         0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                          3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                         0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                          3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                         0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                            3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                           0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                         3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                        0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                         3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                        0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                         3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                        0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                         3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                        0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                         3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                        0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                         3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                        0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                         3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                        0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                         3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                        0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                         3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                        0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                         3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                        0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                         3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                        0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                         3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                        0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                         3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                        0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                         3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                        0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                         3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                        0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                         3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                        0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                         3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                        0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                         3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                        0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                         3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                        0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                         3.464   108.168
dut._zz_347__adder_sumout_10_cout.cout[0] (adder)                        0.025   108.193
dut._zz_347__adder_sumout_8_cout.cin[0] (adder)                          3.464   111.657
dut._zz_347__adder_sumout_8_cout.cout[0] (adder)                         0.025   111.682
dut._zz_347__adder_sumout_7_cout.cin[0] (adder)                          3.464   115.146
dut._zz_347__adder_sumout_7_cout.sumout[0] (adder)                       0.049   115.195
dut._zz_89__$lut_Y_A.in[3] (frac_lut6)                                   3.464   118.659
dut._zz_89__$lut_Y_A.lut6_out[0] (frac_lut6)                             0.128   118.787
dut._zz_89_[31].in[1] (.names)                                           3.464   122.251
dut._zz_89_[31].out[0] (.names)                                          0.110   122.361
dut._zz_241_[0].d_in[31] (DP_RAM16K)                                     3.464   125.825
data arrival time                                                                125.825

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_241_[0].wclk[0] (DP_RAM16K)                                      3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.038     3.426
data required time                                                                 3.426
----------------------------------------------------------------------------------------
data required time                                                                 3.426
data arrival time                                                               -125.825
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -122.399


#Path 71
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_242_[0].d_in[31] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                            3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                           3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                        0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                         3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                        0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                          3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                         0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                          3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                         0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                          3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                         0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                          3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                         0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                          3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                         0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                          3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                         0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                          3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                         0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                            3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                           0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                         3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                        0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                         3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                        0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                         3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                        0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                         3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                        0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                         3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                        0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                         3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                        0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                         3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                        0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                         3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                        0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                         3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                        0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                         3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                        0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                         3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                        0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                         3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                        0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                         3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                        0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                         3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                        0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                         3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                        0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                         3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                        0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                         3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                        0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                         3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                        0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                         3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                        0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                         3.464   108.168
dut._zz_347__adder_sumout_10_cout.cout[0] (adder)                        0.025   108.193
dut._zz_347__adder_sumout_8_cout.cin[0] (adder)                          3.464   111.657
dut._zz_347__adder_sumout_8_cout.cout[0] (adder)                         0.025   111.682
dut._zz_347__adder_sumout_7_cout.cin[0] (adder)                          3.464   115.146
dut._zz_347__adder_sumout_7_cout.sumout[0] (adder)                       0.049   115.195
dut._zz_89__$lut_Y_A.in[3] (frac_lut6)                                   3.464   118.659
dut._zz_89__$lut_Y_A.lut6_out[0] (frac_lut6)                             0.128   118.787
dut._zz_89_[31].in[1] (.names)                                           3.464   122.251
dut._zz_89_[31].out[0] (.names)                                          0.110   122.361
dut._zz_242_[0].d_in[31] (DP_RAM16K)                                     3.464   125.825
data arrival time                                                                125.825

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_242_[0].wclk[0] (DP_RAM16K)                                      3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.038     3.426
data required time                                                                 3.426
----------------------------------------------------------------------------------------
data required time                                                                 3.426
data arrival time                                                               -125.825
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -122.399


#Path 72
Startpoint: dut.decode_to_execute_IS_RS1_SIGNED.Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_350_[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
dut.decode_to_execute_IS_RS1_SIGNED.C[0] (dffre)                                        3.464     3.464
dut.decode_to_execute_IS_RS1_SIGNED.Q[0] (dffre) [clock-to-output]                      0.057     3.521
dut._zz_207_.in[0] (.names)                                                             3.464     6.985
dut._zz_207_.out[0] (.names)                                                            0.097     7.082
dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0].in[1] (.names)                          3.464    10.546
dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0].out[0] (.names)                         0.097    10.643
dut._zz_207__adder_a_cout.b[0] (adder)                                                  3.464    14.107
dut._zz_207__adder_a_cout.cout[0] (adder)                                               0.027    14.134
dut._zz_207__adder_a_sumout_adder_sumout_20_cout.cin[0] (adder)                         3.464    17.598
dut._zz_207__adder_a_sumout_adder_sumout_20_cout.cout[0] (adder)                        0.025    17.623
dut._zz_207__adder_a_sumout_adder_sumout_9_cout.cin[0] (adder)                          3.464    21.087
dut._zz_207__adder_a_sumout_adder_sumout_9_cout.cout[0] (adder)                         0.025    21.112
dut._zz_207__adder_a_sumout_adder_sumout_6_cout.cin[0] (adder)                          3.464    24.576
dut._zz_207__adder_a_sumout_adder_sumout_6_cout.cout[0] (adder)                         0.025    24.601
dut._zz_207__adder_a_sumout_adder_sumout_5_cout.cin[0] (adder)                          3.464    28.065
dut._zz_207__adder_a_sumout_adder_sumout_5_cout.cout[0] (adder)                         0.025    28.090
dut._zz_207__adder_a_sumout_adder_sumout_4_cout.cin[0] (adder)                          3.464    31.554
dut._zz_207__adder_a_sumout_adder_sumout_4_cout.cout[0] (adder)                         0.025    31.579
dut._zz_207__adder_a_sumout_adder_sumout_3_cout.cin[0] (adder)                          3.464    35.043
dut._zz_207__adder_a_sumout_adder_sumout_3_cout.cout[0] (adder)                         0.025    35.068
dut._zz_207__adder_a_sumout_adder_sumout_2_cout.cin[0] (adder)                          3.464    38.532
dut._zz_207__adder_a_sumout_adder_sumout_2_cout.cout[0] (adder)                         0.025    38.557
dut._zz_207__adder_a_sumout_adder_sumout_1_cout.cin[0] (adder)                          3.464    42.021
dut._zz_207__adder_a_sumout_adder_sumout_1_cout.cout[0] (adder)                         0.025    42.046
dut._zz_207__adder_a_sumout_adder_sumout_cout.cin[0] (adder)                            3.464    45.510
dut._zz_207__adder_a_sumout_adder_sumout_cout.cout[0] (adder)                           0.025    45.535
dut._zz_207__adder_a_sumout_adder_sumout_30_cout.cin[0] (adder)                         3.464    48.999
dut._zz_207__adder_a_sumout_adder_sumout_30_cout.cout[0] (adder)                        0.025    49.024
dut._zz_207__adder_a_sumout_adder_sumout_29_cout.cin[0] (adder)                         3.464    52.488
dut._zz_207__adder_a_sumout_adder_sumout_29_cout.cout[0] (adder)                        0.025    52.513
dut._zz_207__adder_a_sumout_adder_sumout_28_cout.cin[0] (adder)                         3.464    55.977
dut._zz_207__adder_a_sumout_adder_sumout_28_cout.cout[0] (adder)                        0.025    56.002
dut._zz_207__adder_a_sumout_adder_sumout_27_cout.cin[0] (adder)                         3.464    59.466
dut._zz_207__adder_a_sumout_adder_sumout_27_cout.cout[0] (adder)                        0.025    59.491
dut._zz_207__adder_a_sumout_adder_sumout_26_cout.cin[0] (adder)                         3.464    62.955
dut._zz_207__adder_a_sumout_adder_sumout_26_cout.cout[0] (adder)                        0.025    62.980
dut._zz_207__adder_a_sumout_adder_sumout_25_cout.cin[0] (adder)                         3.464    66.444
dut._zz_207__adder_a_sumout_adder_sumout_25_cout.cout[0] (adder)                        0.025    66.469
dut._zz_207__adder_a_sumout_adder_sumout_24_cout.cin[0] (adder)                         3.464    69.933
dut._zz_207__adder_a_sumout_adder_sumout_24_cout.cout[0] (adder)                        0.025    69.958
dut._zz_207__adder_a_sumout_adder_sumout_23_cout.cin[0] (adder)                         3.464    73.422
dut._zz_207__adder_a_sumout_adder_sumout_23_cout.cout[0] (adder)                        0.025    73.447
dut._zz_207__adder_a_sumout_adder_sumout_22_cout.cin[0] (adder)                         3.464    76.911
dut._zz_207__adder_a_sumout_adder_sumout_22_cout.cout[0] (adder)                        0.025    76.936
dut._zz_207__adder_a_sumout_adder_sumout_21_cout.cin[0] (adder)                         3.464    80.400
dut._zz_207__adder_a_sumout_adder_sumout_21_cout.cout[0] (adder)                        0.025    80.425
dut._zz_207__adder_a_sumout_adder_sumout_19_cout.cin[0] (adder)                         3.464    83.889
dut._zz_207__adder_a_sumout_adder_sumout_19_cout.cout[0] (adder)                        0.025    83.914
dut._zz_207__adder_a_sumout_adder_sumout_18_cout.cin[0] (adder)                         3.464    87.378
dut._zz_207__adder_a_sumout_adder_sumout_18_cout.cout[0] (adder)                        0.025    87.403
dut._zz_207__adder_a_sumout_adder_sumout_17_cout.cin[0] (adder)                         3.464    90.867
dut._zz_207__adder_a_sumout_adder_sumout_17_cout.cout[0] (adder)                        0.025    90.892
dut._zz_207__adder_a_sumout_adder_sumout_16_cout.cin[0] (adder)                         3.464    94.356
dut._zz_207__adder_a_sumout_adder_sumout_16_cout.cout[0] (adder)                        0.025    94.381
dut._zz_207__adder_a_sumout_adder_sumout_15_cout.cin[0] (adder)                         3.464    97.845
dut._zz_207__adder_a_sumout_adder_sumout_15_cout.cout[0] (adder)                        0.025    97.870
dut._zz_207__adder_a_sumout_adder_sumout_14_cout.cin[0] (adder)                         3.464   101.334
dut._zz_207__adder_a_sumout_adder_sumout_14_cout.cout[0] (adder)                        0.025   101.359
dut._zz_207__adder_a_sumout_adder_sumout_13_cout.cin[0] (adder)                         3.464   104.823
dut._zz_207__adder_a_sumout_adder_sumout_13_cout.cout[0] (adder)                        0.025   104.848
dut._zz_207__adder_a_sumout_adder_sumout_12_cout.cin[0] (adder)                         3.464   108.312
dut._zz_207__adder_a_sumout_adder_sumout_12_cout.cout[0] (adder)                        0.025   108.337
dut._zz_207__adder_a_sumout_adder_sumout_11_cout.cin[0] (adder)                         3.464   111.801
dut._zz_207__adder_a_sumout_adder_sumout_11_cout.cout[0] (adder)                        0.025   111.826
dut._zz_207__adder_a_sumout_adder_sumout_10_cout.cin[0] (adder)                         3.464   115.290
dut._zz_207__adder_a_sumout_adder_sumout_10_cout.cout[0] (adder)                        0.025   115.315
dut._zz_207__adder_a_sumout_adder_sumout_8_cout.cin[0] (adder)                          3.464   118.779
dut._zz_207__adder_a_sumout_adder_sumout_8_cout.cout[0] (adder)                         0.025   118.804
dut._zz_207__adder_a_sumout_adder_sumout_7_cout.cin[0] (adder)                          3.464   122.268
dut._zz_207__adder_a_sumout_adder_sumout_7_cout.sumout[0] (adder)                       0.049   122.317
dut._zz_350_[31].D[0] (dffre)                                                           3.464   125.781
data arrival time                                                                               125.781

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
dut._zz_350_[31].C[0] (dffre)                                                           3.464     3.464
clock uncertainty                                                                       0.000     3.464
cell setup time                                                                        -0.039     3.425
data required time                                                                                3.425
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.425
data arrival time                                                                              -125.781
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -122.356


#Path 73
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.cout[0] (adder)                         0.025   118.659
dut.memory_MUL_LOW_adder_sumout_25_cout.cin[0] (adder)                          3.464   122.123
dut.memory_MUL_LOW_adder_sumout_25_cout.sumout[0] (adder)                       0.049   122.172
dut._zz_344_[33].D[0] (dffre)                                                   3.464   125.636
data arrival time                                                                       125.636

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[33].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -125.636
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -122.211


#Path 74
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.sumout[0] (adder)                       0.049   111.881
dut._zz_42_[28].in[5] (frac_lut6)                                         3.464   115.345
dut._zz_42_[28].lut6_out[0] (frac_lut6)                                   0.128   115.473
dut.decode_RS2[28].in[2] (frac_lut6)                                      3.464   118.937
dut.decode_RS2[28].lut6_out[0] (frac_lut6)                                0.128   119.065
dut.decode_to_execute_RS2[28].D[0] (dffre)                                3.464   122.529
data arrival time                                                                 122.529

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut.decode_to_execute_RS2[28].C[0] (dffre)                                3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -122.529
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -119.104


#Path 75
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                         0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                          3.464   111.832
dut._zz_313__adder_sumout_11_cout.sumout[0] (adder)                       0.049   111.881
dut._zz_42_[28].in[5] (frac_lut6)                                         3.464   115.345
dut._zz_42_[28].lut6_out[0] (frac_lut6)                                   0.128   115.473
dut.decode_RS1[28].in[2] (frac_lut6)                                      3.464   118.937
dut.decode_RS1[28].lut6_out[0] (frac_lut6)                                0.128   119.065
dut._zz_209_[28].D[0] (dffre)                                             3.464   122.529
data arrival time                                                                 122.529

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_209_[28].C[0] (dffre)                                             3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -122.529
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -119.104


#Path 76
Startpoint: dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].C[0] (dffre)                                                                         3.464     3.464
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre) [clock-to-output]                                                       0.057     3.521
dut._zz_387_.in[0] (.names)                                                                                                           3.464     6.985
dut._zz_387_.out[0] (.names)                                                                                                          0.097     7.082
dut._zz_124_.in[0] (.names)                                                                                                           3.464    10.546
dut._zz_124_.out[0] (.names)                                                                                                          0.097    10.643
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.b[0] (adder)                                                                          3.464    14.107
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.cout[0] (adder)                                                                       0.027    14.134
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cin[0] (adder)                                                                        3.464    17.598
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cout[0] (adder)                                                                       0.025    17.623
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cin[0] (adder)                                                                         3.464    21.087
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cout[0] (adder)                                                                        0.025    21.112
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cin[0] (adder)                                                                         3.464    24.576
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cout[0] (adder)                                                                        0.025    24.601
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cin[0] (adder)                                                                         3.464    28.065
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cout[0] (adder)                                                                        0.025    28.090
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cin[0] (adder)                                                                         3.464    31.554
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cout[0] (adder)                                                                        0.025    31.579
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cin[0] (adder)                                                                         3.464    35.043
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cout[0] (adder)                                                                        0.025    35.068
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cin[0] (adder)                                                                         3.464    38.532
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cout[0] (adder)                                                                        0.025    38.557
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cin[0] (adder)                                                                         3.464    42.021
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cout[0] (adder)                                                                        0.025    42.046
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cin[0] (adder)                                                                           3.464    45.510
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cout[0] (adder)                                                                          0.025    45.535
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cin[0] (adder)                                                                        3.464    48.999
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cout[0] (adder)                                                                       0.025    49.024
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cin[0] (adder)                                                                        3.464    52.488
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cout[0] (adder)                                                                       0.025    52.513
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cin[0] (adder)                                                                        3.464    55.977
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cout[0] (adder)                                                                       0.025    56.002
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cin[0] (adder)                                                                        3.464    59.466
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cout[0] (adder)                                                                       0.025    59.491
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cin[0] (adder)                                                                        3.464    62.955
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cout[0] (adder)                                                                       0.025    62.980
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cin[0] (adder)                                                                        3.464    66.444
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cout[0] (adder)                                                                       0.025    66.469
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cin[0] (adder)                                                                        3.464    69.933
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cout[0] (adder)                                                                       0.025    69.958
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cin[0] (adder)                                                                        3.464    73.422
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cout[0] (adder)                                                                       0.025    73.447
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cin[0] (adder)                                                                        3.464    76.911
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cout[0] (adder)                                                                       0.025    76.936
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cin[0] (adder)                                                                        3.464    80.400
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cout[0] (adder)                                                                       0.025    80.425
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cin[0] (adder)                                                                        3.464    83.889
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cout[0] (adder)                                                                       0.025    83.914
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cin[0] (adder)                                                                        3.464    87.378
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cout[0] (adder)                                                                       0.025    87.403
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cin[0] (adder)                                                                        3.464    90.867
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cout[0] (adder)                                                                       0.025    90.892
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cin[0] (adder)                                                                        3.464    94.356
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cout[0] (adder)                                                                       0.025    94.381
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cin[0] (adder)                                                                        3.464    97.845
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cout[0] (adder)                                                                       0.025    97.870
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cin[0] (adder)                                                                        3.464   101.334
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cout[0] (adder)                                                                       0.025   101.359
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cin[0] (adder)                                                                        3.464   104.823
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cout[0] (adder)                                                                       0.025   104.848
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cin[0] (adder)                                                                        3.464   108.312
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cout[0] (adder)                                                                       0.025   108.337
dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout.cin[0] (adder)                                                                        3.464   111.801
dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout.sumout[0] (adder)                                                                     0.049   111.850
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1].in[4] (.names)                        3.464   115.314
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1].out[0] (.names)                       0.110   115.424
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_3_D.in[4] (frac_lut6)                                                                      3.464   118.888
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_3_D.lut6_out[0] (frac_lut6)                                                                0.128   119.016
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29].D[0] (dffre)                                                    3.464   122.480
data arrival time                                                                                                                             122.480

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29].C[0] (dffre)                                                    3.464     3.464
clock uncertainty                                                                                                                     0.000     3.464
cell setup time                                                                                                                      -0.039     3.425
data required time                                                                                                                              3.425
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.425
data arrival time                                                                                                                            -122.480
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -119.055


#Path 77
Startpoint: dut._zz_209_[31].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_203_[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                   0.000     0.000
dut._zz_209_[31].C[0] (dffre)                                                                           3.464     3.464
dut._zz_209_[31].Q[0] (dffre) [clock-to-output]                                                         0.057     3.521
dut._zz_208_.in[0] (.names)                                                                             3.464     6.985
dut._zz_208_.out[0] (.names)                                                                            0.097     7.082
dut._zz_208__$lut_A_Y[0].in[1] (.names)                                                                 3.464    10.546
dut._zz_208__$lut_A_Y[0].out[0] (.names)                                                                0.097    10.643
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.b[0] (adder)                           3.464    14.107
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.027    14.134
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    17.598
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    17.623
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    21.087
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    21.112
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    24.576
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    24.601
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    28.065
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    28.090
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    31.554
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    31.579
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    35.043
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    35.068
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    38.532
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    38.557
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    42.021
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    42.046
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    45.510
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    45.535
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    48.999
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    49.024
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    52.488
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    52.513
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    55.977
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    56.002
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    59.466
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    59.491
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    62.955
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    62.980
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    66.444
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    66.469
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    69.933
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    69.958
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    73.422
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    73.447
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    76.911
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    76.936
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    80.400
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    80.425
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    83.889
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    83.914
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    87.378
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    87.403
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    90.867
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    90.892
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    94.356
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    94.381
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    97.845
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    97.870
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   101.334
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   101.359
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   104.823
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   104.848
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   108.312
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   108.337
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   111.801
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   111.826
dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   115.290
dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout.sumout[0] (adder)                       0.049   115.339
dut.memory_DivPlugin_rs1_dffre_Q_2_D.in[1] (.names)                                                     3.464   118.803
dut.memory_DivPlugin_rs1_dffre_Q_2_D.out[0] (.names)                                                    0.097   118.900
dut._zz_203_[29].D[0] (dffre)                                                                           3.464   122.364
data arrival time                                                                                               122.364

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                   0.000     0.000
dut._zz_203_[29].C[0] (dffre)                                                                           3.464     3.464
clock uncertainty                                                                                       0.000     3.464
cell setup time                                                                                        -0.039     3.425
data required time                                                                                                3.425
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                3.425
data arrival time                                                                                              -122.364
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -118.939


#Path 78
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_175_[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                            3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                           3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                        0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                         3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                        0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                          3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                         0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                          3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                         0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                          3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                         0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                          3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                         0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                          3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                         0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                          3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                         0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                          3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                         0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                            3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                           0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                         3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                        0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                         3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                        0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                         3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                        0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                         3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                        0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                         3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                        0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                         3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                        0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                         3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                        0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                         3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                        0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                         3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                        0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                         3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                        0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                         3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                        0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                         3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                        0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                         3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                        0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                         3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                        0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                         3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                        0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                         3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                        0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                         3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                        0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                         3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                        0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                         3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                        0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                         3.464   108.168
dut._zz_347__adder_sumout_10_cout.cout[0] (adder)                        0.025   108.193
dut._zz_347__adder_sumout_8_cout.cin[0] (adder)                          3.464   111.657
dut._zz_347__adder_sumout_8_cout.sumout[0] (adder)                       0.049   111.706
dut._zz_89__$lut_Y_1_A.in[3] (frac_lut6)                                 3.464   115.170
dut._zz_89__$lut_Y_1_A.lut6_out[0] (frac_lut6)                           0.128   115.298
dut._zz_89_[30].in[1] (.names)                                           3.464   118.762
dut._zz_89_[30].out[0] (.names)                                          0.110   118.872
dut._zz_175_[30].D[0] (dffre)                                            3.464   122.336
data arrival time                                                                122.336

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_175_[30].C[0] (dffre)                                            3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.039     3.425
data required time                                                                 3.425
----------------------------------------------------------------------------------------
data required time                                                                 3.425
data arrival time                                                               -122.336
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -118.911


#Path 79
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_241_[0].d_in[30] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                            3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                           3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                        0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                         3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                        0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                          3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                         0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                          3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                         0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                          3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                         0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                          3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                         0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                          3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                         0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                          3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                         0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                          3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                         0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                            3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                           0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                         3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                        0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                         3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                        0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                         3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                        0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                         3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                        0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                         3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                        0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                         3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                        0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                         3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                        0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                         3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                        0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                         3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                        0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                         3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                        0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                         3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                        0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                         3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                        0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                         3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                        0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                         3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                        0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                         3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                        0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                         3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                        0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                         3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                        0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                         3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                        0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                         3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                        0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                         3.464   108.168
dut._zz_347__adder_sumout_10_cout.cout[0] (adder)                        0.025   108.193
dut._zz_347__adder_sumout_8_cout.cin[0] (adder)                          3.464   111.657
dut._zz_347__adder_sumout_8_cout.sumout[0] (adder)                       0.049   111.706
dut._zz_89__$lut_Y_1_A.in[3] (frac_lut6)                                 3.464   115.170
dut._zz_89__$lut_Y_1_A.lut6_out[0] (frac_lut6)                           0.128   115.298
dut._zz_89_[30].in[1] (.names)                                           3.464   118.762
dut._zz_89_[30].out[0] (.names)                                          0.110   118.872
dut._zz_241_[0].d_in[30] (DP_RAM16K)                                     3.464   122.336
data arrival time                                                                122.336

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_241_[0].wclk[0] (DP_RAM16K)                                      3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.038     3.426
data required time                                                                 3.426
----------------------------------------------------------------------------------------
data required time                                                                 3.426
data arrival time                                                               -122.336
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -118.910


#Path 80
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_242_[0].d_in[30] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                            3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                           3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                        0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                         3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                        0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                          3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                         0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                          3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                         0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                          3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                         0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                          3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                         0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                          3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                         0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                          3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                         0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                          3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                         0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                            3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                           0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                         3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                        0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                         3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                        0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                         3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                        0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                         3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                        0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                         3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                        0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                         3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                        0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                         3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                        0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                         3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                        0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                         3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                        0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                         3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                        0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                         3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                        0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                         3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                        0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                         3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                        0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                         3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                        0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                         3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                        0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                         3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                        0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                         3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                        0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                         3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                        0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                         3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                        0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                         3.464   108.168
dut._zz_347__adder_sumout_10_cout.cout[0] (adder)                        0.025   108.193
dut._zz_347__adder_sumout_8_cout.cin[0] (adder)                          3.464   111.657
dut._zz_347__adder_sumout_8_cout.sumout[0] (adder)                       0.049   111.706
dut._zz_89__$lut_Y_1_A.in[3] (frac_lut6)                                 3.464   115.170
dut._zz_89__$lut_Y_1_A.lut6_out[0] (frac_lut6)                           0.128   115.298
dut._zz_89_[30].in[1] (.names)                                           3.464   118.762
dut._zz_89_[30].out[0] (.names)                                          0.110   118.872
dut._zz_242_[0].d_in[30] (DP_RAM16K)                                     3.464   122.336
data arrival time                                                                122.336

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dut._zz_242_[0].wclk[0] (DP_RAM16K)                                      3.464     3.464
clock uncertainty                                                        0.000     3.464
cell setup time                                                         -0.038     3.426
data required time                                                                 3.426
----------------------------------------------------------------------------------------
data required time                                                                 3.426
data arrival time                                                               -122.336
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -118.910


#Path 81
Startpoint: dut.decode_to_execute_IS_RS1_SIGNED.Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_350_[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
dut.decode_to_execute_IS_RS1_SIGNED.C[0] (dffre)                                        3.464     3.464
dut.decode_to_execute_IS_RS1_SIGNED.Q[0] (dffre) [clock-to-output]                      0.057     3.521
dut._zz_207_.in[0] (.names)                                                             3.464     6.985
dut._zz_207_.out[0] (.names)                                                            0.097     7.082
dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0].in[1] (.names)                          3.464    10.546
dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0].out[0] (.names)                         0.097    10.643
dut._zz_207__adder_a_cout.b[0] (adder)                                                  3.464    14.107
dut._zz_207__adder_a_cout.cout[0] (adder)                                               0.027    14.134
dut._zz_207__adder_a_sumout_adder_sumout_20_cout.cin[0] (adder)                         3.464    17.598
dut._zz_207__adder_a_sumout_adder_sumout_20_cout.cout[0] (adder)                        0.025    17.623
dut._zz_207__adder_a_sumout_adder_sumout_9_cout.cin[0] (adder)                          3.464    21.087
dut._zz_207__adder_a_sumout_adder_sumout_9_cout.cout[0] (adder)                         0.025    21.112
dut._zz_207__adder_a_sumout_adder_sumout_6_cout.cin[0] (adder)                          3.464    24.576
dut._zz_207__adder_a_sumout_adder_sumout_6_cout.cout[0] (adder)                         0.025    24.601
dut._zz_207__adder_a_sumout_adder_sumout_5_cout.cin[0] (adder)                          3.464    28.065
dut._zz_207__adder_a_sumout_adder_sumout_5_cout.cout[0] (adder)                         0.025    28.090
dut._zz_207__adder_a_sumout_adder_sumout_4_cout.cin[0] (adder)                          3.464    31.554
dut._zz_207__adder_a_sumout_adder_sumout_4_cout.cout[0] (adder)                         0.025    31.579
dut._zz_207__adder_a_sumout_adder_sumout_3_cout.cin[0] (adder)                          3.464    35.043
dut._zz_207__adder_a_sumout_adder_sumout_3_cout.cout[0] (adder)                         0.025    35.068
dut._zz_207__adder_a_sumout_adder_sumout_2_cout.cin[0] (adder)                          3.464    38.532
dut._zz_207__adder_a_sumout_adder_sumout_2_cout.cout[0] (adder)                         0.025    38.557
dut._zz_207__adder_a_sumout_adder_sumout_1_cout.cin[0] (adder)                          3.464    42.021
dut._zz_207__adder_a_sumout_adder_sumout_1_cout.cout[0] (adder)                         0.025    42.046
dut._zz_207__adder_a_sumout_adder_sumout_cout.cin[0] (adder)                            3.464    45.510
dut._zz_207__adder_a_sumout_adder_sumout_cout.cout[0] (adder)                           0.025    45.535
dut._zz_207__adder_a_sumout_adder_sumout_30_cout.cin[0] (adder)                         3.464    48.999
dut._zz_207__adder_a_sumout_adder_sumout_30_cout.cout[0] (adder)                        0.025    49.024
dut._zz_207__adder_a_sumout_adder_sumout_29_cout.cin[0] (adder)                         3.464    52.488
dut._zz_207__adder_a_sumout_adder_sumout_29_cout.cout[0] (adder)                        0.025    52.513
dut._zz_207__adder_a_sumout_adder_sumout_28_cout.cin[0] (adder)                         3.464    55.977
dut._zz_207__adder_a_sumout_adder_sumout_28_cout.cout[0] (adder)                        0.025    56.002
dut._zz_207__adder_a_sumout_adder_sumout_27_cout.cin[0] (adder)                         3.464    59.466
dut._zz_207__adder_a_sumout_adder_sumout_27_cout.cout[0] (adder)                        0.025    59.491
dut._zz_207__adder_a_sumout_adder_sumout_26_cout.cin[0] (adder)                         3.464    62.955
dut._zz_207__adder_a_sumout_adder_sumout_26_cout.cout[0] (adder)                        0.025    62.980
dut._zz_207__adder_a_sumout_adder_sumout_25_cout.cin[0] (adder)                         3.464    66.444
dut._zz_207__adder_a_sumout_adder_sumout_25_cout.cout[0] (adder)                        0.025    66.469
dut._zz_207__adder_a_sumout_adder_sumout_24_cout.cin[0] (adder)                         3.464    69.933
dut._zz_207__adder_a_sumout_adder_sumout_24_cout.cout[0] (adder)                        0.025    69.958
dut._zz_207__adder_a_sumout_adder_sumout_23_cout.cin[0] (adder)                         3.464    73.422
dut._zz_207__adder_a_sumout_adder_sumout_23_cout.cout[0] (adder)                        0.025    73.447
dut._zz_207__adder_a_sumout_adder_sumout_22_cout.cin[0] (adder)                         3.464    76.911
dut._zz_207__adder_a_sumout_adder_sumout_22_cout.cout[0] (adder)                        0.025    76.936
dut._zz_207__adder_a_sumout_adder_sumout_21_cout.cin[0] (adder)                         3.464    80.400
dut._zz_207__adder_a_sumout_adder_sumout_21_cout.cout[0] (adder)                        0.025    80.425
dut._zz_207__adder_a_sumout_adder_sumout_19_cout.cin[0] (adder)                         3.464    83.889
dut._zz_207__adder_a_sumout_adder_sumout_19_cout.cout[0] (adder)                        0.025    83.914
dut._zz_207__adder_a_sumout_adder_sumout_18_cout.cin[0] (adder)                         3.464    87.378
dut._zz_207__adder_a_sumout_adder_sumout_18_cout.cout[0] (adder)                        0.025    87.403
dut._zz_207__adder_a_sumout_adder_sumout_17_cout.cin[0] (adder)                         3.464    90.867
dut._zz_207__adder_a_sumout_adder_sumout_17_cout.cout[0] (adder)                        0.025    90.892
dut._zz_207__adder_a_sumout_adder_sumout_16_cout.cin[0] (adder)                         3.464    94.356
dut._zz_207__adder_a_sumout_adder_sumout_16_cout.cout[0] (adder)                        0.025    94.381
dut._zz_207__adder_a_sumout_adder_sumout_15_cout.cin[0] (adder)                         3.464    97.845
dut._zz_207__adder_a_sumout_adder_sumout_15_cout.cout[0] (adder)                        0.025    97.870
dut._zz_207__adder_a_sumout_adder_sumout_14_cout.cin[0] (adder)                         3.464   101.334
dut._zz_207__adder_a_sumout_adder_sumout_14_cout.cout[0] (adder)                        0.025   101.359
dut._zz_207__adder_a_sumout_adder_sumout_13_cout.cin[0] (adder)                         3.464   104.823
dut._zz_207__adder_a_sumout_adder_sumout_13_cout.cout[0] (adder)                        0.025   104.848
dut._zz_207__adder_a_sumout_adder_sumout_12_cout.cin[0] (adder)                         3.464   108.312
dut._zz_207__adder_a_sumout_adder_sumout_12_cout.cout[0] (adder)                        0.025   108.337
dut._zz_207__adder_a_sumout_adder_sumout_11_cout.cin[0] (adder)                         3.464   111.801
dut._zz_207__adder_a_sumout_adder_sumout_11_cout.cout[0] (adder)                        0.025   111.826
dut._zz_207__adder_a_sumout_adder_sumout_10_cout.cin[0] (adder)                         3.464   115.290
dut._zz_207__adder_a_sumout_adder_sumout_10_cout.cout[0] (adder)                        0.025   115.315
dut._zz_207__adder_a_sumout_adder_sumout_8_cout.cin[0] (adder)                          3.464   118.779
dut._zz_207__adder_a_sumout_adder_sumout_8_cout.sumout[0] (adder)                       0.049   118.828
dut._zz_350_[30].D[0] (dffre)                                                           3.464   122.292
data arrival time                                                                               122.292

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
dut._zz_350_[30].C[0] (dffre)                                                           3.464     3.464
clock uncertainty                                                                       0.000     3.464
cell setup time                                                                        -0.039     3.425
data required time                                                                                3.425
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.425
data arrival time                                                                              -122.292
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -118.867


#Path 82
Startpoint: dut._zz_357_.Q[0] (dffre clocked by clk)
Endpoint  : dut.memory_DivPlugin_div_result[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_357_.C[0] (dffre)                                                             3.464     3.464
dut._zz_357_.Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut.memory_DivPlugin_div_needRevert_$lut_A_Y[0].in[0] (.names)                        3.464     6.985
dut.memory_DivPlugin_div_needRevert_$lut_A_Y[0].out[0] (.names)                       0.097     7.082
dut._zz_354__adder_sumout_31_cout.b[0] (adder)                                        3.464    10.546
dut._zz_354__adder_sumout_31_cout.cout[0] (adder)                                     0.027    10.573
dut._zz_354__adder_sumout_20_cout.cin[0] (adder)                                      3.464    14.037
dut._zz_354__adder_sumout_20_cout.cout[0] (adder)                                     0.025    14.062
dut._zz_354__adder_sumout_9_cout.cin[0] (adder)                                       3.464    17.526
dut._zz_354__adder_sumout_9_cout.cout[0] (adder)                                      0.025    17.551
dut._zz_354__adder_sumout_6_cout.cin[0] (adder)                                       3.464    21.015
dut._zz_354__adder_sumout_6_cout.cout[0] (adder)                                      0.025    21.040
dut._zz_354__adder_sumout_5_cout.cin[0] (adder)                                       3.464    24.504
dut._zz_354__adder_sumout_5_cout.cout[0] (adder)                                      0.025    24.529
dut._zz_354__adder_sumout_4_cout.cin[0] (adder)                                       3.464    27.993
dut._zz_354__adder_sumout_4_cout.cout[0] (adder)                                      0.025    28.018
dut._zz_354__adder_sumout_3_cout.cin[0] (adder)                                       3.464    31.482
dut._zz_354__adder_sumout_3_cout.cout[0] (adder)                                      0.025    31.507
dut._zz_354__adder_sumout_2_cout.cin[0] (adder)                                       3.464    34.971
dut._zz_354__adder_sumout_2_cout.cout[0] (adder)                                      0.025    34.996
dut._zz_354__adder_sumout_1_cout.cin[0] (adder)                                       3.464    38.460
dut._zz_354__adder_sumout_1_cout.cout[0] (adder)                                      0.025    38.485
dut._zz_354__adder_sumout_cout.cin[0] (adder)                                         3.464    41.949
dut._zz_354__adder_sumout_cout.cout[0] (adder)                                        0.025    41.974
dut._zz_354__adder_sumout_30_cout.cin[0] (adder)                                      3.464    45.438
dut._zz_354__adder_sumout_30_cout.cout[0] (adder)                                     0.025    45.463
dut._zz_354__adder_sumout_29_cout.cin[0] (adder)                                      3.464    48.927
dut._zz_354__adder_sumout_29_cout.cout[0] (adder)                                     0.025    48.952
dut._zz_354__adder_sumout_28_cout.cin[0] (adder)                                      3.464    52.416
dut._zz_354__adder_sumout_28_cout.cout[0] (adder)                                     0.025    52.441
dut._zz_354__adder_sumout_27_cout.cin[0] (adder)                                      3.464    55.905
dut._zz_354__adder_sumout_27_cout.cout[0] (adder)                                     0.025    55.930
dut._zz_354__adder_sumout_26_cout.cin[0] (adder)                                      3.464    59.394
dut._zz_354__adder_sumout_26_cout.cout[0] (adder)                                     0.025    59.419
dut._zz_354__adder_sumout_25_cout.cin[0] (adder)                                      3.464    62.883
dut._zz_354__adder_sumout_25_cout.cout[0] (adder)                                     0.025    62.908
dut._zz_354__adder_sumout_24_cout.cin[0] (adder)                                      3.464    66.372
dut._zz_354__adder_sumout_24_cout.cout[0] (adder)                                     0.025    66.397
dut._zz_354__adder_sumout_23_cout.cin[0] (adder)                                      3.464    69.861
dut._zz_354__adder_sumout_23_cout.cout[0] (adder)                                     0.025    69.886
dut._zz_354__adder_sumout_22_cout.cin[0] (adder)                                      3.464    73.350
dut._zz_354__adder_sumout_22_cout.cout[0] (adder)                                     0.025    73.375
dut._zz_354__adder_sumout_21_cout.cin[0] (adder)                                      3.464    76.839
dut._zz_354__adder_sumout_21_cout.cout[0] (adder)                                     0.025    76.864
dut._zz_354__adder_sumout_19_cout.cin[0] (adder)                                      3.464    80.328
dut._zz_354__adder_sumout_19_cout.cout[0] (adder)                                     0.025    80.353
dut._zz_354__adder_sumout_18_cout.cin[0] (adder)                                      3.464    83.817
dut._zz_354__adder_sumout_18_cout.cout[0] (adder)                                     0.025    83.842
dut._zz_354__adder_sumout_17_cout.cin[0] (adder)                                      3.464    87.306
dut._zz_354__adder_sumout_17_cout.cout[0] (adder)                                     0.025    87.331
dut._zz_354__adder_sumout_16_cout.cin[0] (adder)                                      3.464    90.795
dut._zz_354__adder_sumout_16_cout.cout[0] (adder)                                     0.025    90.820
dut._zz_354__adder_sumout_15_cout.cin[0] (adder)                                      3.464    94.284
dut._zz_354__adder_sumout_15_cout.cout[0] (adder)                                     0.025    94.309
dut._zz_354__adder_sumout_14_cout.cin[0] (adder)                                      3.464    97.773
dut._zz_354__adder_sumout_14_cout.cout[0] (adder)                                     0.025    97.798
dut._zz_354__adder_sumout_13_cout.cin[0] (adder)                                      3.464   101.262
dut._zz_354__adder_sumout_13_cout.cout[0] (adder)                                     0.025   101.287
dut._zz_354__adder_sumout_12_cout.cin[0] (adder)                                      3.464   104.751
dut._zz_354__adder_sumout_12_cout.cout[0] (adder)                                     0.025   104.776
dut._zz_354__adder_sumout_11_cout.cin[0] (adder)                                      3.464   108.240
dut._zz_354__adder_sumout_11_cout.cout[0] (adder)                                     0.025   108.265
dut._zz_354__adder_sumout_10_cout.cin[0] (adder)                                      3.464   111.729
dut._zz_354__adder_sumout_10_cout.cout[0] (adder)                                     0.025   111.754
dut._zz_354__adder_sumout_8_cout.cin[0] (adder)                                       3.464   115.218
dut._zz_354__adder_sumout_8_cout.cout[0] (adder)                                      0.025   115.243
dut._zz_354__adder_sumout_7_cout.cin[0] (adder)                                       3.464   118.707
dut._zz_354__adder_sumout_7_cout.sumout[0] (adder)                                    0.049   118.756
dut.memory_DivPlugin_div_result[31].D[0] (dffre)                                      3.464   122.220
data arrival time                                                                             122.220

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut.memory_DivPlugin_div_result[31].C[0] (dffre)                                      3.464     3.464
clock uncertainty                                                                     0.000     3.464
cell setup time                                                                      -0.039     3.425
data required time                                                                              3.425
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.425
data arrival time                                                                            -122.220
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -118.795


#Path 83
Startpoint: dut._zz_39_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.BranchPlugin_branchExceptionPort_payload_badAddr[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
dut._zz_39_[1].C[0] (dffre)                                                                      3.464     3.464
dut._zz_39_[1].Q[0] (dffre) [clock-to-output]                                                    0.057     3.521
dut.execute_BranchPlugin_branch_src1[0].in[0] (.names)                                           3.464     6.985
dut.execute_BranchPlugin_branch_src1[0].out[0] (.names)                                          0.097     7.082
dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cout.b[0] (adder)                           3.464    10.546
dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cout.cout[0] (adder)                        0.027    10.573
dut.execute_BranchPlugin_branchAdder_adder_sumout_20_cout.cin[0] (adder)                         3.464    14.037
dut.execute_BranchPlugin_branchAdder_adder_sumout_20_cout.cout[0] (adder)                        0.025    14.062
dut.execute_BranchPlugin_branchAdder_adder_sumout_9_cout.cin[0] (adder)                          3.464    17.526
dut.execute_BranchPlugin_branchAdder_adder_sumout_9_cout.cout[0] (adder)                         0.025    17.551
dut.execute_BranchPlugin_branchAdder_adder_sumout_6_cout.cin[0] (adder)                          3.464    21.015
dut.execute_BranchPlugin_branchAdder_adder_sumout_6_cout.cout[0] (adder)                         0.025    21.040
dut.execute_BranchPlugin_branchAdder_adder_sumout_5_cout.cin[0] (adder)                          3.464    24.504
dut.execute_BranchPlugin_branchAdder_adder_sumout_5_cout.cout[0] (adder)                         0.025    24.529
dut.execute_BranchPlugin_branchAdder_adder_sumout_4_cout.cin[0] (adder)                          3.464    27.993
dut.execute_BranchPlugin_branchAdder_adder_sumout_4_cout.cout[0] (adder)                         0.025    28.018
dut.execute_BranchPlugin_branchAdder_adder_sumout_3_cout.cin[0] (adder)                          3.464    31.482
dut.execute_BranchPlugin_branchAdder_adder_sumout_3_cout.cout[0] (adder)                         0.025    31.507
dut.execute_BranchPlugin_branchAdder_adder_sumout_2_cout.cin[0] (adder)                          3.464    34.971
dut.execute_BranchPlugin_branchAdder_adder_sumout_2_cout.cout[0] (adder)                         0.025    34.996
dut.execute_BranchPlugin_branchAdder_adder_sumout_1_cout.cin[0] (adder)                          3.464    38.460
dut.execute_BranchPlugin_branchAdder_adder_sumout_1_cout.cout[0] (adder)                         0.025    38.485
dut.execute_BranchPlugin_branchAdder_adder_sumout_cout.cin[0] (adder)                            3.464    41.949
dut.execute_BranchPlugin_branchAdder_adder_sumout_cout.cout[0] (adder)                           0.025    41.974
dut.execute_BranchPlugin_branchAdder_adder_sumout_30_cout.cin[0] (adder)                         3.464    45.438
dut.execute_BranchPlugin_branchAdder_adder_sumout_30_cout.cout[0] (adder)                        0.025    45.463
dut.execute_BranchPlugin_branchAdder_adder_sumout_29_cout.cin[0] (adder)                         3.464    48.927
dut.execute_BranchPlugin_branchAdder_adder_sumout_29_cout.cout[0] (adder)                        0.025    48.952
dut.execute_BranchPlugin_branchAdder_adder_sumout_28_cout.cin[0] (adder)                         3.464    52.416
dut.execute_BranchPlugin_branchAdder_adder_sumout_28_cout.cout[0] (adder)                        0.025    52.441
dut.execute_BranchPlugin_branchAdder_adder_sumout_27_cout.cin[0] (adder)                         3.464    55.905
dut.execute_BranchPlugin_branchAdder_adder_sumout_27_cout.cout[0] (adder)                        0.025    55.930
dut.execute_BranchPlugin_branchAdder_adder_sumout_26_cout.cin[0] (adder)                         3.464    59.394
dut.execute_BranchPlugin_branchAdder_adder_sumout_26_cout.cout[0] (adder)                        0.025    59.419
dut.execute_BranchPlugin_branchAdder_adder_sumout_25_cout.cin[0] (adder)                         3.464    62.883
dut.execute_BranchPlugin_branchAdder_adder_sumout_25_cout.cout[0] (adder)                        0.025    62.908
dut.execute_BranchPlugin_branchAdder_adder_sumout_24_cout.cin[0] (adder)                         3.464    66.372
dut.execute_BranchPlugin_branchAdder_adder_sumout_24_cout.cout[0] (adder)                        0.025    66.397
dut.execute_BranchPlugin_branchAdder_adder_sumout_23_cout.cin[0] (adder)                         3.464    69.861
dut.execute_BranchPlugin_branchAdder_adder_sumout_23_cout.cout[0] (adder)                        0.025    69.886
dut.execute_BranchPlugin_branchAdder_adder_sumout_22_cout.cin[0] (adder)                         3.464    73.350
dut.execute_BranchPlugin_branchAdder_adder_sumout_22_cout.cout[0] (adder)                        0.025    73.375
dut.execute_BranchPlugin_branchAdder_adder_sumout_21_cout.cin[0] (adder)                         3.464    76.839
dut.execute_BranchPlugin_branchAdder_adder_sumout_21_cout.cout[0] (adder)                        0.025    76.864
dut.execute_BranchPlugin_branchAdder_adder_sumout_19_cout.cin[0] (adder)                         3.464    80.328
dut.execute_BranchPlugin_branchAdder_adder_sumout_19_cout.cout[0] (adder)                        0.025    80.353
dut.execute_BranchPlugin_branchAdder_adder_sumout_18_cout.cin[0] (adder)                         3.464    83.817
dut.execute_BranchPlugin_branchAdder_adder_sumout_18_cout.cout[0] (adder)                        0.025    83.842
dut.execute_BranchPlugin_branchAdder_adder_sumout_17_cout.cin[0] (adder)                         3.464    87.306
dut.execute_BranchPlugin_branchAdder_adder_sumout_17_cout.cout[0] (adder)                        0.025    87.331
dut.execute_BranchPlugin_branchAdder_adder_sumout_16_cout.cin[0] (adder)                         3.464    90.795
dut.execute_BranchPlugin_branchAdder_adder_sumout_16_cout.cout[0] (adder)                        0.025    90.820
dut.execute_BranchPlugin_branchAdder_adder_sumout_15_cout.cin[0] (adder)                         3.464    94.284
dut.execute_BranchPlugin_branchAdder_adder_sumout_15_cout.cout[0] (adder)                        0.025    94.309
dut.execute_BranchPlugin_branchAdder_adder_sumout_14_cout.cin[0] (adder)                         3.464    97.773
dut.execute_BranchPlugin_branchAdder_adder_sumout_14_cout.cout[0] (adder)                        0.025    97.798
dut.execute_BranchPlugin_branchAdder_adder_sumout_13_cout.cin[0] (adder)                         3.464   101.262
dut.execute_BranchPlugin_branchAdder_adder_sumout_13_cout.cout[0] (adder)                        0.025   101.287
dut.execute_BranchPlugin_branchAdder_adder_sumout_12_cout.cin[0] (adder)                         3.464   104.751
dut.execute_BranchPlugin_branchAdder_adder_sumout_12_cout.cout[0] (adder)                        0.025   104.776
dut.execute_BranchPlugin_branchAdder_adder_sumout_11_cout.cin[0] (adder)                         3.464   108.240
dut.execute_BranchPlugin_branchAdder_adder_sumout_11_cout.cout[0] (adder)                        0.025   108.265
dut.execute_BranchPlugin_branchAdder_adder_sumout_10_cout.cin[0] (adder)                         3.464   111.729
dut.execute_BranchPlugin_branchAdder_adder_sumout_10_cout.cout[0] (adder)                        0.025   111.754
dut.execute_BranchPlugin_branchAdder_adder_sumout_8_cout.cin[0] (adder)                          3.464   115.218
dut.execute_BranchPlugin_branchAdder_adder_sumout_8_cout.cout[0] (adder)                         0.025   115.243
dut.execute_BranchPlugin_branchAdder_adder_sumout_7_cout.cin[0] (adder)                          3.464   118.707
dut.execute_BranchPlugin_branchAdder_adder_sumout_7_cout.sumout[0] (adder)                       0.049   118.756
dut.BranchPlugin_branchExceptionPort_payload_badAddr[31].D[0] (dffre)                            3.464   122.220
data arrival time                                                                                        122.220

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
dut.BranchPlugin_branchExceptionPort_payload_badAddr[31].C[0] (dffre)                            3.464     3.464
clock uncertainty                                                                                0.000     3.464
cell setup time                                                                                 -0.039     3.425
data required time                                                                                         3.425
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.425
data arrival time                                                                                       -122.220
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -118.795


#Path 84
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.cout[0] (adder)                         0.025   115.170
dut.memory_MUL_LOW_adder_sumout_26_cout.cin[0] (adder)                          3.464   118.634
dut.memory_MUL_LOW_adder_sumout_26_cout.sumout[0] (adder)                       0.049   118.683
dut._zz_344_[32].D[0] (dffre)                                                   3.464   122.147
data arrival time                                                                       122.147

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[32].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -122.147
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -118.722


#Path 85
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.sumout[0] (adder)                       0.049   104.903
dut._zz_42__$lut_Y_3_A.in[4] (.names)                                     3.464   108.367
dut._zz_42__$lut_Y_3_A.out[0] (.names)                                    0.110   108.477
dut._zz_42_[26].in[0] (.names)                                            3.464   111.941
dut._zz_42_[26].out[0] (.names)                                           0.097   112.038
dut.decode_RS1[26].in[2] (frac_lut6)                                      3.464   115.502
dut.decode_RS1[26].lut6_out[0] (frac_lut6)                                0.128   115.630
dut._zz_209_[26].D[0] (dffre)                                             3.464   119.094
data arrival time                                                                 119.094

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_209_[26].C[0] (dffre)                                             3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -119.094
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.669


#Path 86
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.sumout[0] (adder)                       0.049   104.903
dut._zz_42__$lut_Y_3_A.in[4] (.names)                                     3.464   108.367
dut._zz_42__$lut_Y_3_A.out[0] (.names)                                    0.110   108.477
dut._zz_42_[26].in[0] (.names)                                            3.464   111.941
dut._zz_42_[26].out[0] (.names)                                           0.097   112.038
dut.decode_RS2[26].in[2] (frac_lut6)                                      3.464   115.502
dut.decode_RS2[26].lut6_out[0] (frac_lut6)                                0.128   115.630
dut.decode_to_execute_RS2[26].D[0] (dffre)                                3.464   119.094
data arrival time                                                                 119.094

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut.decode_to_execute_RS2[26].C[0] (dffre)                                3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -119.094
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.669


#Path 87
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.sumout[0] (adder)                       0.049   108.392
dut._zz_42_[27].in[5] (frac_lut6)                                         3.464   111.856
dut._zz_42_[27].lut6_out[0] (frac_lut6)                                   0.128   111.984
dut.decode_RS2[27].in[2] (frac_lut6)                                      3.464   115.448
dut.decode_RS2[27].lut6_out[0] (frac_lut6)                                0.128   115.576
dut.decode_to_execute_RS2[27].D[0] (dffre)                                3.464   119.040
data arrival time                                                                 119.040

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut.decode_to_execute_RS2[27].C[0] (dffre)                                3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -119.040
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.615


#Path 88
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                         0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                          3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                         0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                          3.464   108.343
dut._zz_313__adder_sumout_12_cout.sumout[0] (adder)                       0.049   108.392
dut._zz_42_[27].in[5] (frac_lut6)                                         3.464   111.856
dut._zz_42_[27].lut6_out[0] (frac_lut6)                                   0.128   111.984
dut.decode_RS1[27].in[2] (frac_lut6)                                      3.464   115.448
dut.decode_RS1[27].lut6_out[0] (frac_lut6)                                0.128   115.576
dut._zz_209_[27].D[0] (dffre)                                             3.464   119.040
data arrival time                                                                 119.040

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_209_[27].C[0] (dffre)                                             3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -119.040
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.615


#Path 89
Startpoint: dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].C[0] (dffre)                                            3.464     3.464
dut.IBusCachedPlugin_cache.io_cpu_decode_data[3].Q[0] (dffre) [clock-to-output]                          0.057     3.521
dut._zz_387_.in[0] (.names)                                                                              3.464     6.985
dut._zz_387_.out[0] (.names)                                                                             0.097     7.082
dut._zz_124_.in[0] (.names)                                                                              3.464    10.546
dut._zz_124_.out[0] (.names)                                                                             0.097    10.643
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.b[0] (adder)                                             3.464    14.107
dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout.cout[0] (adder)                                          0.027    14.134
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cin[0] (adder)                                           3.464    17.598
dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout.cout[0] (adder)                                          0.025    17.623
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cin[0] (adder)                                            3.464    21.087
dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout.cout[0] (adder)                                           0.025    21.112
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cin[0] (adder)                                            3.464    24.576
dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout.cout[0] (adder)                                           0.025    24.601
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cin[0] (adder)                                            3.464    28.065
dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout.cout[0] (adder)                                           0.025    28.090
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cin[0] (adder)                                            3.464    31.554
dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout.cout[0] (adder)                                           0.025    31.579
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cin[0] (adder)                                            3.464    35.043
dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout.cout[0] (adder)                                           0.025    35.068
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cin[0] (adder)                                            3.464    38.532
dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout.cout[0] (adder)                                           0.025    38.557
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cin[0] (adder)                                            3.464    42.021
dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout.cout[0] (adder)                                           0.025    42.046
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cin[0] (adder)                                              3.464    45.510
dut.IBusCachedPlugin_pcs_4_adder_sumout_cout.cout[0] (adder)                                             0.025    45.535
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cin[0] (adder)                                           3.464    48.999
dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout.cout[0] (adder)                                          0.025    49.024
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cin[0] (adder)                                           3.464    52.488
dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout.cout[0] (adder)                                          0.025    52.513
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cin[0] (adder)                                           3.464    55.977
dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout.cout[0] (adder)                                          0.025    56.002
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cin[0] (adder)                                           3.464    59.466
dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout.cout[0] (adder)                                          0.025    59.491
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cin[0] (adder)                                           3.464    62.955
dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout.cout[0] (adder)                                          0.025    62.980
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cin[0] (adder)                                           3.464    66.444
dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout.cout[0] (adder)                                          0.025    66.469
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cin[0] (adder)                                           3.464    69.933
dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout.cout[0] (adder)                                          0.025    69.958
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cin[0] (adder)                                           3.464    73.422
dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout.cout[0] (adder)                                          0.025    73.447
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cin[0] (adder)                                           3.464    76.911
dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout.cout[0] (adder)                                          0.025    76.936
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cin[0] (adder)                                           3.464    80.400
dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout.cout[0] (adder)                                          0.025    80.425
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cin[0] (adder)                                           3.464    83.889
dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout.cout[0] (adder)                                          0.025    83.914
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cin[0] (adder)                                           3.464    87.378
dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout.cout[0] (adder)                                          0.025    87.403
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cin[0] (adder)                                           3.464    90.867
dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout.cout[0] (adder)                                          0.025    90.892
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cin[0] (adder)                                           3.464    94.356
dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout.cout[0] (adder)                                          0.025    94.381
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cin[0] (adder)                                           3.464    97.845
dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout.cout[0] (adder)                                          0.025    97.870
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cin[0] (adder)                                           3.464   101.334
dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout.cout[0] (adder)                                          0.025   101.359
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cin[0] (adder)                                           3.464   104.823
dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout.cout[0] (adder)                                          0.025   104.848
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.cin[0] (adder)                                           3.464   108.312
dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout.sumout[0] (adder)                                        0.049   108.361
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A.in[3] (.names)                                   3.464   111.825
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A.out[0] (.names)                                  0.110   111.935
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D.in[1] (.names)                                            3.464   115.399
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D.out[0] (.names)                                           0.110   115.509
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28].D[0] (dffre)                       3.464   118.973
data arrival time                                                                                                118.973

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28].C[0] (dffre)                       3.464     3.464
clock uncertainty                                                                                        0.000     3.464
cell setup time                                                                                         -0.039     3.425
data required time                                                                                                 3.425
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 3.425
data arrival time                                                                                               -118.973
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -115.548


#Path 90
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                                          3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                                        0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                                     3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                               0.128     7.113
dut._zz_316_[0].in[1] (.names)                                                        3.464    10.577
dut._zz_316_[0].out[0] (.names)                                                       0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                                        3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                                     0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                                      3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                     0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                       3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                      0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                       3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                                      0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                                       3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                                      0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                                       3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                                      0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                                       3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                                      0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                                       3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                                      0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                                       3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                                      0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                                         3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                                        0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                                      3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                                     0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                                      3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                                     0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                                      3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                                     0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                                      3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                                     0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                                      3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                                     0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                                      3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                                     0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                                      3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                                     0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                                      3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                                     0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                                      3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                                     0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                                      3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                                     0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                                      3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                                     0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                                      3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                                     0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                                      3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                                     0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                                      3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                                     0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                                      3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                                     0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                                      3.464   101.365
dut._zz_313__adder_sumout_14_cout.cout[0] (adder)                                     0.025   101.390
dut._zz_313__adder_sumout_13_cout.cin[0] (adder)                                      3.464   104.854
dut._zz_313__adder_sumout_13_cout.cout[0] (adder)                                     0.025   104.879
dut._zz_313__adder_sumout_12_cout.cin[0] (adder)                                      3.464   108.343
dut._zz_313__adder_sumout_12_cout.cout[0] (adder)                                     0.025   108.368
dut._zz_313__adder_sumout_11_cout.cin[0] (adder)                                      3.464   111.832
dut._zz_313__adder_sumout_11_cout.sumout[0] (adder)                                   0.049   111.881
dut._zz_42_[28].in[5] (frac_lut6)                                                     3.464   115.345
dut._zz_42_[28].lut6_out[0] (frac_lut6)                                               0.128   115.473
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28].D[0] (dffre)                       3.464   118.937
data arrival time                                                                             118.937

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28].C[0] (dffre)                       3.464     3.464
clock uncertainty                                                                     0.000     3.464
cell setup time                                                                      -0.039     3.425
data required time                                                                              3.425
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.425
data arrival time                                                                            -118.937
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -115.512


#Path 91
Startpoint: dut._zz_209_[31].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_203_[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                   0.000     0.000
dut._zz_209_[31].C[0] (dffre)                                                                           3.464     3.464
dut._zz_209_[31].Q[0] (dffre) [clock-to-output]                                                         0.057     3.521
dut._zz_208_.in[0] (.names)                                                                             3.464     6.985
dut._zz_208_.out[0] (.names)                                                                            0.097     7.082
dut._zz_208__$lut_A_Y[0].in[1] (.names)                                                                 3.464    10.546
dut._zz_208__$lut_A_Y[0].out[0] (.names)                                                                0.097    10.643
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.b[0] (adder)                           3.464    14.107
dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.027    14.134
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    17.598
dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    17.623
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    21.087
dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    21.112
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    24.576
dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    24.601
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    28.065
dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    28.090
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    31.554
dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    31.579
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    35.043
dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    35.068
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    38.532
dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    38.557
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    42.021
dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    42.046
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    45.510
dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    45.535
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    48.999
dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    49.024
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    52.488
dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    52.513
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    55.977
dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    56.002
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    59.466
dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    59.491
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    62.955
dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    62.980
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    66.444
dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    66.469
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    69.933
dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    69.958
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    73.422
dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    73.447
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    76.911
dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    76.936
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    80.400
dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    80.425
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    83.889
dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    83.914
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                         3.464    87.378
dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                        0.025    87.403
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    90.867
dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    90.892
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    94.356
dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    94.381
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464    97.845
dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025    97.870
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   101.334
dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   101.359
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   104.823
dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   104.848
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   108.312
dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout.cout[0] (adder)                         0.025   108.337
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.cin[0] (adder)                          3.464   111.801
dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout.sumout[0] (adder)                       0.049   111.850
dut.memory_DivPlugin_rs1_dffre_Q_3_D.in[1] (.names)                                                     3.464   115.314
dut.memory_DivPlugin_rs1_dffre_Q_3_D.out[0] (.names)                                                    0.097   115.411
dut._zz_203_[28].D[0] (dffre)                                                                           3.464   118.875
data arrival time                                                                                               118.875

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                   0.000     0.000
dut._zz_203_[28].C[0] (dffre)                                                                           3.464     3.464
clock uncertainty                                                                                       0.000     3.464
cell setup time                                                                                        -0.039     3.425
data required time                                                                                                3.425
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                3.425
data arrival time                                                                                              -118.875
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -115.450


#Path 92
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_175_[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                             3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                            3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                         0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                          3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                         0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                           3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                          0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                           3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                          0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                           3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                          0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                           3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                          0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                           3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                          0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                           3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                          0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                           3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                          0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                             3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                            0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                          3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                         0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                          3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                         0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                          3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                         0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                          3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                         0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                          3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                         0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                          3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                         0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                          3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                         0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                          3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                         0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                          3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                         0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                          3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                         0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                          3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                         0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                          3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                         0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                          3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                         0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                          3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                         0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                          3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                         0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                          3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                         0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                          3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                         0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                          3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                         0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                          3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                         0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                          3.464   108.168
dut._zz_347__adder_sumout_10_cout.sumout[0] (adder)                       0.049   108.217
dut._zz_89__$lut_Y_2_A.in[3] (frac_lut6)                                  3.464   111.681
dut._zz_89__$lut_Y_2_A.lut6_out[0] (frac_lut6)                            0.128   111.809
dut._zz_89_[29].in[1] (.names)                                            3.464   115.273
dut._zz_89_[29].out[0] (.names)                                           0.110   115.383
dut._zz_175_[29].D[0] (dffre)                                             3.464   118.847
data arrival time                                                                 118.847

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_175_[29].C[0] (dffre)                                             3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -118.847
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.422


#Path 93
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_241_[0].d_in[29] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                             3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                            3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                         0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                          3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                         0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                           3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                          0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                           3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                          0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                           3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                          0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                           3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                          0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                           3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                          0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                           3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                          0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                           3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                          0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                             3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                            0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                          3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                         0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                          3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                         0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                          3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                         0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                          3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                         0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                          3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                         0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                          3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                         0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                          3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                         0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                          3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                         0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                          3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                         0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                          3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                         0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                          3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                         0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                          3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                         0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                          3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                         0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                          3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                         0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                          3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                         0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                          3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                         0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                          3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                         0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                          3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                         0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                          3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                         0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                          3.464   108.168
dut._zz_347__adder_sumout_10_cout.sumout[0] (adder)                       0.049   108.217
dut._zz_89__$lut_Y_2_A.in[3] (frac_lut6)                                  3.464   111.681
dut._zz_89__$lut_Y_2_A.lut6_out[0] (frac_lut6)                            0.128   111.809
dut._zz_89_[29].in[1] (.names)                                            3.464   115.273
dut._zz_89_[29].out[0] (.names)                                           0.110   115.383
dut._zz_241_[0].d_in[29] (DP_RAM16K)                                      3.464   118.847
data arrival time                                                                 118.847

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_241_[0].wclk[0] (DP_RAM16K)                                       3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.038     3.426
data required time                                                                  3.426
-----------------------------------------------------------------------------------------
data required time                                                                  3.426
data arrival time                                                                -118.847
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.421


#Path 94
Startpoint: dut._zz_345_[32].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_242_[0].d_in[29] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_345_[32].C[0] (dffre)                                             3.464     3.464
dut._zz_345_[32].Q[0] (dffre) [clock-to-output]                           0.057     3.521
dut._zz_347__adder_sumout_31_cout.b[0] (adder)                            3.464     6.985
dut._zz_347__adder_sumout_31_cout.cout[0] (adder)                         0.027     7.012
dut._zz_347__adder_sumout_20_cout.cin[0] (adder)                          3.464    10.476
dut._zz_347__adder_sumout_20_cout.cout[0] (adder)                         0.025    10.501
dut._zz_347__adder_sumout_9_cout.cin[0] (adder)                           3.464    13.965
dut._zz_347__adder_sumout_9_cout.cout[0] (adder)                          0.025    13.990
dut._zz_347__adder_sumout_6_cout.cin[0] (adder)                           3.464    17.454
dut._zz_347__adder_sumout_6_cout.cout[0] (adder)                          0.025    17.479
dut._zz_347__adder_sumout_5_cout.cin[0] (adder)                           3.464    20.943
dut._zz_347__adder_sumout_5_cout.cout[0] (adder)                          0.025    20.968
dut._zz_347__adder_sumout_4_cout.cin[0] (adder)                           3.464    24.432
dut._zz_347__adder_sumout_4_cout.cout[0] (adder)                          0.025    24.457
dut._zz_347__adder_sumout_3_cout.cin[0] (adder)                           3.464    27.921
dut._zz_347__adder_sumout_3_cout.cout[0] (adder)                          0.025    27.946
dut._zz_347__adder_sumout_2_cout.cin[0] (adder)                           3.464    31.410
dut._zz_347__adder_sumout_2_cout.cout[0] (adder)                          0.025    31.435
dut._zz_347__adder_sumout_1_cout.cin[0] (adder)                           3.464    34.899
dut._zz_347__adder_sumout_1_cout.cout[0] (adder)                          0.025    34.924
dut._zz_347__adder_sumout_cout.cin[0] (adder)                             3.464    38.388
dut._zz_347__adder_sumout_cout.cout[0] (adder)                            0.025    38.413
dut._zz_347__adder_sumout_30_cout.cin[0] (adder)                          3.464    41.877
dut._zz_347__adder_sumout_30_cout.cout[0] (adder)                         0.025    41.902
dut._zz_347__adder_sumout_29_cout.cin[0] (adder)                          3.464    45.366
dut._zz_347__adder_sumout_29_cout.cout[0] (adder)                         0.025    45.391
dut._zz_347__adder_sumout_28_cout.cin[0] (adder)                          3.464    48.855
dut._zz_347__adder_sumout_28_cout.cout[0] (adder)                         0.025    48.880
dut._zz_347__adder_sumout_27_cout.cin[0] (adder)                          3.464    52.344
dut._zz_347__adder_sumout_27_cout.cout[0] (adder)                         0.025    52.369
dut._zz_347__adder_sumout_26_cout.cin[0] (adder)                          3.464    55.833
dut._zz_347__adder_sumout_26_cout.cout[0] (adder)                         0.025    55.858
dut._zz_347__adder_sumout_25_cout.cin[0] (adder)                          3.464    59.322
dut._zz_347__adder_sumout_25_cout.cout[0] (adder)                         0.025    59.347
dut._zz_347__adder_sumout_24_cout.cin[0] (adder)                          3.464    62.811
dut._zz_347__adder_sumout_24_cout.cout[0] (adder)                         0.025    62.836
dut._zz_347__adder_sumout_23_cout.cin[0] (adder)                          3.464    66.300
dut._zz_347__adder_sumout_23_cout.cout[0] (adder)                         0.025    66.325
dut._zz_347__adder_sumout_22_cout.cin[0] (adder)                          3.464    69.789
dut._zz_347__adder_sumout_22_cout.cout[0] (adder)                         0.025    69.814
dut._zz_347__adder_sumout_21_cout.cin[0] (adder)                          3.464    73.278
dut._zz_347__adder_sumout_21_cout.cout[0] (adder)                         0.025    73.303
dut._zz_347__adder_sumout_19_cout.cin[0] (adder)                          3.464    76.767
dut._zz_347__adder_sumout_19_cout.cout[0] (adder)                         0.025    76.792
dut._zz_347__adder_sumout_18_cout.cin[0] (adder)                          3.464    80.256
dut._zz_347__adder_sumout_18_cout.cout[0] (adder)                         0.025    80.281
dut._zz_347__adder_sumout_17_cout.cin[0] (adder)                          3.464    83.745
dut._zz_347__adder_sumout_17_cout.cout[0] (adder)                         0.025    83.770
dut._zz_347__adder_sumout_16_cout.cin[0] (adder)                          3.464    87.234
dut._zz_347__adder_sumout_16_cout.cout[0] (adder)                         0.025    87.259
dut._zz_347__adder_sumout_15_cout.cin[0] (adder)                          3.464    90.723
dut._zz_347__adder_sumout_15_cout.cout[0] (adder)                         0.025    90.748
dut._zz_347__adder_sumout_14_cout.cin[0] (adder)                          3.464    94.212
dut._zz_347__adder_sumout_14_cout.cout[0] (adder)                         0.025    94.237
dut._zz_347__adder_sumout_13_cout.cin[0] (adder)                          3.464    97.701
dut._zz_347__adder_sumout_13_cout.cout[0] (adder)                         0.025    97.726
dut._zz_347__adder_sumout_12_cout.cin[0] (adder)                          3.464   101.190
dut._zz_347__adder_sumout_12_cout.cout[0] (adder)                         0.025   101.215
dut._zz_347__adder_sumout_11_cout.cin[0] (adder)                          3.464   104.679
dut._zz_347__adder_sumout_11_cout.cout[0] (adder)                         0.025   104.704
dut._zz_347__adder_sumout_10_cout.cin[0] (adder)                          3.464   108.168
dut._zz_347__adder_sumout_10_cout.sumout[0] (adder)                       0.049   108.217
dut._zz_89__$lut_Y_2_A.in[3] (frac_lut6)                                  3.464   111.681
dut._zz_89__$lut_Y_2_A.lut6_out[0] (frac_lut6)                            0.128   111.809
dut._zz_89_[29].in[1] (.names)                                            3.464   115.273
dut._zz_89_[29].out[0] (.names)                                           0.110   115.383
dut._zz_242_[0].d_in[29] (DP_RAM16K)                                      3.464   118.847
data arrival time                                                                 118.847

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_242_[0].wclk[0] (DP_RAM16K)                                       3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.038     3.426
data required time                                                                  3.426
-----------------------------------------------------------------------------------------
data required time                                                                  3.426
data arrival time                                                                -118.847
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -115.421


#Path 95
Startpoint: dut.decode_to_execute_IS_RS1_SIGNED.Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_350_[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut.decode_to_execute_IS_RS1_SIGNED.C[0] (dffre)                                         3.464     3.464
dut.decode_to_execute_IS_RS1_SIGNED.Q[0] (dffre) [clock-to-output]                       0.057     3.521
dut._zz_207_.in[0] (.names)                                                              3.464     6.985
dut._zz_207_.out[0] (.names)                                                             0.097     7.082
dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0].in[1] (.names)                           3.464    10.546
dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0].out[0] (.names)                          0.097    10.643
dut._zz_207__adder_a_cout.b[0] (adder)                                                   3.464    14.107
dut._zz_207__adder_a_cout.cout[0] (adder)                                                0.027    14.134
dut._zz_207__adder_a_sumout_adder_sumout_20_cout.cin[0] (adder)                          3.464    17.598
dut._zz_207__adder_a_sumout_adder_sumout_20_cout.cout[0] (adder)                         0.025    17.623
dut._zz_207__adder_a_sumout_adder_sumout_9_cout.cin[0] (adder)                           3.464    21.087
dut._zz_207__adder_a_sumout_adder_sumout_9_cout.cout[0] (adder)                          0.025    21.112
dut._zz_207__adder_a_sumout_adder_sumout_6_cout.cin[0] (adder)                           3.464    24.576
dut._zz_207__adder_a_sumout_adder_sumout_6_cout.cout[0] (adder)                          0.025    24.601
dut._zz_207__adder_a_sumout_adder_sumout_5_cout.cin[0] (adder)                           3.464    28.065
dut._zz_207__adder_a_sumout_adder_sumout_5_cout.cout[0] (adder)                          0.025    28.090
dut._zz_207__adder_a_sumout_adder_sumout_4_cout.cin[0] (adder)                           3.464    31.554
dut._zz_207__adder_a_sumout_adder_sumout_4_cout.cout[0] (adder)                          0.025    31.579
dut._zz_207__adder_a_sumout_adder_sumout_3_cout.cin[0] (adder)                           3.464    35.043
dut._zz_207__adder_a_sumout_adder_sumout_3_cout.cout[0] (adder)                          0.025    35.068
dut._zz_207__adder_a_sumout_adder_sumout_2_cout.cin[0] (adder)                           3.464    38.532
dut._zz_207__adder_a_sumout_adder_sumout_2_cout.cout[0] (adder)                          0.025    38.557
dut._zz_207__adder_a_sumout_adder_sumout_1_cout.cin[0] (adder)                           3.464    42.021
dut._zz_207__adder_a_sumout_adder_sumout_1_cout.cout[0] (adder)                          0.025    42.046
dut._zz_207__adder_a_sumout_adder_sumout_cout.cin[0] (adder)                             3.464    45.510
dut._zz_207__adder_a_sumout_adder_sumout_cout.cout[0] (adder)                            0.025    45.535
dut._zz_207__adder_a_sumout_adder_sumout_30_cout.cin[0] (adder)                          3.464    48.999
dut._zz_207__adder_a_sumout_adder_sumout_30_cout.cout[0] (adder)                         0.025    49.024
dut._zz_207__adder_a_sumout_adder_sumout_29_cout.cin[0] (adder)                          3.464    52.488
dut._zz_207__adder_a_sumout_adder_sumout_29_cout.cout[0] (adder)                         0.025    52.513
dut._zz_207__adder_a_sumout_adder_sumout_28_cout.cin[0] (adder)                          3.464    55.977
dut._zz_207__adder_a_sumout_adder_sumout_28_cout.cout[0] (adder)                         0.025    56.002
dut._zz_207__adder_a_sumout_adder_sumout_27_cout.cin[0] (adder)                          3.464    59.466
dut._zz_207__adder_a_sumout_adder_sumout_27_cout.cout[0] (adder)                         0.025    59.491
dut._zz_207__adder_a_sumout_adder_sumout_26_cout.cin[0] (adder)                          3.464    62.955
dut._zz_207__adder_a_sumout_adder_sumout_26_cout.cout[0] (adder)                         0.025    62.980
dut._zz_207__adder_a_sumout_adder_sumout_25_cout.cin[0] (adder)                          3.464    66.444
dut._zz_207__adder_a_sumout_adder_sumout_25_cout.cout[0] (adder)                         0.025    66.469
dut._zz_207__adder_a_sumout_adder_sumout_24_cout.cin[0] (adder)                          3.464    69.933
dut._zz_207__adder_a_sumout_adder_sumout_24_cout.cout[0] (adder)                         0.025    69.958
dut._zz_207__adder_a_sumout_adder_sumout_23_cout.cin[0] (adder)                          3.464    73.422
dut._zz_207__adder_a_sumout_adder_sumout_23_cout.cout[0] (adder)                         0.025    73.447
dut._zz_207__adder_a_sumout_adder_sumout_22_cout.cin[0] (adder)                          3.464    76.911
dut._zz_207__adder_a_sumout_adder_sumout_22_cout.cout[0] (adder)                         0.025    76.936
dut._zz_207__adder_a_sumout_adder_sumout_21_cout.cin[0] (adder)                          3.464    80.400
dut._zz_207__adder_a_sumout_adder_sumout_21_cout.cout[0] (adder)                         0.025    80.425
dut._zz_207__adder_a_sumout_adder_sumout_19_cout.cin[0] (adder)                          3.464    83.889
dut._zz_207__adder_a_sumout_adder_sumout_19_cout.cout[0] (adder)                         0.025    83.914
dut._zz_207__adder_a_sumout_adder_sumout_18_cout.cin[0] (adder)                          3.464    87.378
dut._zz_207__adder_a_sumout_adder_sumout_18_cout.cout[0] (adder)                         0.025    87.403
dut._zz_207__adder_a_sumout_adder_sumout_17_cout.cin[0] (adder)                          3.464    90.867
dut._zz_207__adder_a_sumout_adder_sumout_17_cout.cout[0] (adder)                         0.025    90.892
dut._zz_207__adder_a_sumout_adder_sumout_16_cout.cin[0] (adder)                          3.464    94.356
dut._zz_207__adder_a_sumout_adder_sumout_16_cout.cout[0] (adder)                         0.025    94.381
dut._zz_207__adder_a_sumout_adder_sumout_15_cout.cin[0] (adder)                          3.464    97.845
dut._zz_207__adder_a_sumout_adder_sumout_15_cout.cout[0] (adder)                         0.025    97.870
dut._zz_207__adder_a_sumout_adder_sumout_14_cout.cin[0] (adder)                          3.464   101.334
dut._zz_207__adder_a_sumout_adder_sumout_14_cout.cout[0] (adder)                         0.025   101.359
dut._zz_207__adder_a_sumout_adder_sumout_13_cout.cin[0] (adder)                          3.464   104.823
dut._zz_207__adder_a_sumout_adder_sumout_13_cout.cout[0] (adder)                         0.025   104.848
dut._zz_207__adder_a_sumout_adder_sumout_12_cout.cin[0] (adder)                          3.464   108.312
dut._zz_207__adder_a_sumout_adder_sumout_12_cout.cout[0] (adder)                         0.025   108.337
dut._zz_207__adder_a_sumout_adder_sumout_11_cout.cin[0] (adder)                          3.464   111.801
dut._zz_207__adder_a_sumout_adder_sumout_11_cout.cout[0] (adder)                         0.025   111.826
dut._zz_207__adder_a_sumout_adder_sumout_10_cout.cin[0] (adder)                          3.464   115.290
dut._zz_207__adder_a_sumout_adder_sumout_10_cout.sumout[0] (adder)                       0.049   115.339
dut._zz_350_[29].D[0] (dffre)                                                            3.464   118.803
data arrival time                                                                                118.803

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
dut._zz_350_[29].C[0] (dffre)                                                            3.464     3.464
clock uncertainty                                                                        0.000     3.464
cell setup time                                                                         -0.039     3.425
data required time                                                                                 3.425
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.425
data arrival time                                                                               -118.803
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -115.378


#Path 96
Startpoint: dut._zz_39_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.BranchPlugin_branchExceptionPort_payload_badAddr[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
dut._zz_39_[1].C[0] (dffre)                                                                      3.464     3.464
dut._zz_39_[1].Q[0] (dffre) [clock-to-output]                                                    0.057     3.521
dut.execute_BranchPlugin_branch_src1[0].in[0] (.names)                                           3.464     6.985
dut.execute_BranchPlugin_branch_src1[0].out[0] (.names)                                          0.097     7.082
dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cout.b[0] (adder)                           3.464    10.546
dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cout.cout[0] (adder)                        0.027    10.573
dut.execute_BranchPlugin_branchAdder_adder_sumout_20_cout.cin[0] (adder)                         3.464    14.037
dut.execute_BranchPlugin_branchAdder_adder_sumout_20_cout.cout[0] (adder)                        0.025    14.062
dut.execute_BranchPlugin_branchAdder_adder_sumout_9_cout.cin[0] (adder)                          3.464    17.526
dut.execute_BranchPlugin_branchAdder_adder_sumout_9_cout.cout[0] (adder)                         0.025    17.551
dut.execute_BranchPlugin_branchAdder_adder_sumout_6_cout.cin[0] (adder)                          3.464    21.015
dut.execute_BranchPlugin_branchAdder_adder_sumout_6_cout.cout[0] (adder)                         0.025    21.040
dut.execute_BranchPlugin_branchAdder_adder_sumout_5_cout.cin[0] (adder)                          3.464    24.504
dut.execute_BranchPlugin_branchAdder_adder_sumout_5_cout.cout[0] (adder)                         0.025    24.529
dut.execute_BranchPlugin_branchAdder_adder_sumout_4_cout.cin[0] (adder)                          3.464    27.993
dut.execute_BranchPlugin_branchAdder_adder_sumout_4_cout.cout[0] (adder)                         0.025    28.018
dut.execute_BranchPlugin_branchAdder_adder_sumout_3_cout.cin[0] (adder)                          3.464    31.482
dut.execute_BranchPlugin_branchAdder_adder_sumout_3_cout.cout[0] (adder)                         0.025    31.507
dut.execute_BranchPlugin_branchAdder_adder_sumout_2_cout.cin[0] (adder)                          3.464    34.971
dut.execute_BranchPlugin_branchAdder_adder_sumout_2_cout.cout[0] (adder)                         0.025    34.996
dut.execute_BranchPlugin_branchAdder_adder_sumout_1_cout.cin[0] (adder)                          3.464    38.460
dut.execute_BranchPlugin_branchAdder_adder_sumout_1_cout.cout[0] (adder)                         0.025    38.485
dut.execute_BranchPlugin_branchAdder_adder_sumout_cout.cin[0] (adder)                            3.464    41.949
dut.execute_BranchPlugin_branchAdder_adder_sumout_cout.cout[0] (adder)                           0.025    41.974
dut.execute_BranchPlugin_branchAdder_adder_sumout_30_cout.cin[0] (adder)                         3.464    45.438
dut.execute_BranchPlugin_branchAdder_adder_sumout_30_cout.cout[0] (adder)                        0.025    45.463
dut.execute_BranchPlugin_branchAdder_adder_sumout_29_cout.cin[0] (adder)                         3.464    48.927
dut.execute_BranchPlugin_branchAdder_adder_sumout_29_cout.cout[0] (adder)                        0.025    48.952
dut.execute_BranchPlugin_branchAdder_adder_sumout_28_cout.cin[0] (adder)                         3.464    52.416
dut.execute_BranchPlugin_branchAdder_adder_sumout_28_cout.cout[0] (adder)                        0.025    52.441
dut.execute_BranchPlugin_branchAdder_adder_sumout_27_cout.cin[0] (adder)                         3.464    55.905
dut.execute_BranchPlugin_branchAdder_adder_sumout_27_cout.cout[0] (adder)                        0.025    55.930
dut.execute_BranchPlugin_branchAdder_adder_sumout_26_cout.cin[0] (adder)                         3.464    59.394
dut.execute_BranchPlugin_branchAdder_adder_sumout_26_cout.cout[0] (adder)                        0.025    59.419
dut.execute_BranchPlugin_branchAdder_adder_sumout_25_cout.cin[0] (adder)                         3.464    62.883
dut.execute_BranchPlugin_branchAdder_adder_sumout_25_cout.cout[0] (adder)                        0.025    62.908
dut.execute_BranchPlugin_branchAdder_adder_sumout_24_cout.cin[0] (adder)                         3.464    66.372
dut.execute_BranchPlugin_branchAdder_adder_sumout_24_cout.cout[0] (adder)                        0.025    66.397
dut.execute_BranchPlugin_branchAdder_adder_sumout_23_cout.cin[0] (adder)                         3.464    69.861
dut.execute_BranchPlugin_branchAdder_adder_sumout_23_cout.cout[0] (adder)                        0.025    69.886
dut.execute_BranchPlugin_branchAdder_adder_sumout_22_cout.cin[0] (adder)                         3.464    73.350
dut.execute_BranchPlugin_branchAdder_adder_sumout_22_cout.cout[0] (adder)                        0.025    73.375
dut.execute_BranchPlugin_branchAdder_adder_sumout_21_cout.cin[0] (adder)                         3.464    76.839
dut.execute_BranchPlugin_branchAdder_adder_sumout_21_cout.cout[0] (adder)                        0.025    76.864
dut.execute_BranchPlugin_branchAdder_adder_sumout_19_cout.cin[0] (adder)                         3.464    80.328
dut.execute_BranchPlugin_branchAdder_adder_sumout_19_cout.cout[0] (adder)                        0.025    80.353
dut.execute_BranchPlugin_branchAdder_adder_sumout_18_cout.cin[0] (adder)                         3.464    83.817
dut.execute_BranchPlugin_branchAdder_adder_sumout_18_cout.cout[0] (adder)                        0.025    83.842
dut.execute_BranchPlugin_branchAdder_adder_sumout_17_cout.cin[0] (adder)                         3.464    87.306
dut.execute_BranchPlugin_branchAdder_adder_sumout_17_cout.cout[0] (adder)                        0.025    87.331
dut.execute_BranchPlugin_branchAdder_adder_sumout_16_cout.cin[0] (adder)                         3.464    90.795
dut.execute_BranchPlugin_branchAdder_adder_sumout_16_cout.cout[0] (adder)                        0.025    90.820
dut.execute_BranchPlugin_branchAdder_adder_sumout_15_cout.cin[0] (adder)                         3.464    94.284
dut.execute_BranchPlugin_branchAdder_adder_sumout_15_cout.cout[0] (adder)                        0.025    94.309
dut.execute_BranchPlugin_branchAdder_adder_sumout_14_cout.cin[0] (adder)                         3.464    97.773
dut.execute_BranchPlugin_branchAdder_adder_sumout_14_cout.cout[0] (adder)                        0.025    97.798
dut.execute_BranchPlugin_branchAdder_adder_sumout_13_cout.cin[0] (adder)                         3.464   101.262
dut.execute_BranchPlugin_branchAdder_adder_sumout_13_cout.cout[0] (adder)                        0.025   101.287
dut.execute_BranchPlugin_branchAdder_adder_sumout_12_cout.cin[0] (adder)                         3.464   104.751
dut.execute_BranchPlugin_branchAdder_adder_sumout_12_cout.cout[0] (adder)                        0.025   104.776
dut.execute_BranchPlugin_branchAdder_adder_sumout_11_cout.cin[0] (adder)                         3.464   108.240
dut.execute_BranchPlugin_branchAdder_adder_sumout_11_cout.cout[0] (adder)                        0.025   108.265
dut.execute_BranchPlugin_branchAdder_adder_sumout_10_cout.cin[0] (adder)                         3.464   111.729
dut.execute_BranchPlugin_branchAdder_adder_sumout_10_cout.cout[0] (adder)                        0.025   111.754
dut.execute_BranchPlugin_branchAdder_adder_sumout_8_cout.cin[0] (adder)                          3.464   115.218
dut.execute_BranchPlugin_branchAdder_adder_sumout_8_cout.sumout[0] (adder)                       0.049   115.267
dut.BranchPlugin_branchExceptionPort_payload_badAddr[30].D[0] (dffre)                            3.464   118.731
data arrival time                                                                                        118.731

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
dut.BranchPlugin_branchExceptionPort_payload_badAddr[30].C[0] (dffre)                            3.464     3.464
clock uncertainty                                                                                0.000     3.464
cell setup time                                                                                 -0.039     3.425
data required time                                                                                         3.425
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.425
data arrival time                                                                                       -118.731
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -115.306


#Path 97
Startpoint: dut._zz_357_.Q[0] (dffre clocked by clk)
Endpoint  : dut.memory_DivPlugin_div_result[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_357_.C[0] (dffre)                                                             3.464     3.464
dut._zz_357_.Q[0] (dffre) [clock-to-output]                                           0.057     3.521
dut.memory_DivPlugin_div_needRevert_$lut_A_Y[0].in[0] (.names)                        3.464     6.985
dut.memory_DivPlugin_div_needRevert_$lut_A_Y[0].out[0] (.names)                       0.097     7.082
dut._zz_354__adder_sumout_31_cout.b[0] (adder)                                        3.464    10.546
dut._zz_354__adder_sumout_31_cout.cout[0] (adder)                                     0.027    10.573
dut._zz_354__adder_sumout_20_cout.cin[0] (adder)                                      3.464    14.037
dut._zz_354__adder_sumout_20_cout.cout[0] (adder)                                     0.025    14.062
dut._zz_354__adder_sumout_9_cout.cin[0] (adder)                                       3.464    17.526
dut._zz_354__adder_sumout_9_cout.cout[0] (adder)                                      0.025    17.551
dut._zz_354__adder_sumout_6_cout.cin[0] (adder)                                       3.464    21.015
dut._zz_354__adder_sumout_6_cout.cout[0] (adder)                                      0.025    21.040
dut._zz_354__adder_sumout_5_cout.cin[0] (adder)                                       3.464    24.504
dut._zz_354__adder_sumout_5_cout.cout[0] (adder)                                      0.025    24.529
dut._zz_354__adder_sumout_4_cout.cin[0] (adder)                                       3.464    27.993
dut._zz_354__adder_sumout_4_cout.cout[0] (adder)                                      0.025    28.018
dut._zz_354__adder_sumout_3_cout.cin[0] (adder)                                       3.464    31.482
dut._zz_354__adder_sumout_3_cout.cout[0] (adder)                                      0.025    31.507
dut._zz_354__adder_sumout_2_cout.cin[0] (adder)                                       3.464    34.971
dut._zz_354__adder_sumout_2_cout.cout[0] (adder)                                      0.025    34.996
dut._zz_354__adder_sumout_1_cout.cin[0] (adder)                                       3.464    38.460
dut._zz_354__adder_sumout_1_cout.cout[0] (adder)                                      0.025    38.485
dut._zz_354__adder_sumout_cout.cin[0] (adder)                                         3.464    41.949
dut._zz_354__adder_sumout_cout.cout[0] (adder)                                        0.025    41.974
dut._zz_354__adder_sumout_30_cout.cin[0] (adder)                                      3.464    45.438
dut._zz_354__adder_sumout_30_cout.cout[0] (adder)                                     0.025    45.463
dut._zz_354__adder_sumout_29_cout.cin[0] (adder)                                      3.464    48.927
dut._zz_354__adder_sumout_29_cout.cout[0] (adder)                                     0.025    48.952
dut._zz_354__adder_sumout_28_cout.cin[0] (adder)                                      3.464    52.416
dut._zz_354__adder_sumout_28_cout.cout[0] (adder)                                     0.025    52.441
dut._zz_354__adder_sumout_27_cout.cin[0] (adder)                                      3.464    55.905
dut._zz_354__adder_sumout_27_cout.cout[0] (adder)                                     0.025    55.930
dut._zz_354__adder_sumout_26_cout.cin[0] (adder)                                      3.464    59.394
dut._zz_354__adder_sumout_26_cout.cout[0] (adder)                                     0.025    59.419
dut._zz_354__adder_sumout_25_cout.cin[0] (adder)                                      3.464    62.883
dut._zz_354__adder_sumout_25_cout.cout[0] (adder)                                     0.025    62.908
dut._zz_354__adder_sumout_24_cout.cin[0] (adder)                                      3.464    66.372
dut._zz_354__adder_sumout_24_cout.cout[0] (adder)                                     0.025    66.397
dut._zz_354__adder_sumout_23_cout.cin[0] (adder)                                      3.464    69.861
dut._zz_354__adder_sumout_23_cout.cout[0] (adder)                                     0.025    69.886
dut._zz_354__adder_sumout_22_cout.cin[0] (adder)                                      3.464    73.350
dut._zz_354__adder_sumout_22_cout.cout[0] (adder)                                     0.025    73.375
dut._zz_354__adder_sumout_21_cout.cin[0] (adder)                                      3.464    76.839
dut._zz_354__adder_sumout_21_cout.cout[0] (adder)                                     0.025    76.864
dut._zz_354__adder_sumout_19_cout.cin[0] (adder)                                      3.464    80.328
dut._zz_354__adder_sumout_19_cout.cout[0] (adder)                                     0.025    80.353
dut._zz_354__adder_sumout_18_cout.cin[0] (adder)                                      3.464    83.817
dut._zz_354__adder_sumout_18_cout.cout[0] (adder)                                     0.025    83.842
dut._zz_354__adder_sumout_17_cout.cin[0] (adder)                                      3.464    87.306
dut._zz_354__adder_sumout_17_cout.cout[0] (adder)                                     0.025    87.331
dut._zz_354__adder_sumout_16_cout.cin[0] (adder)                                      3.464    90.795
dut._zz_354__adder_sumout_16_cout.cout[0] (adder)                                     0.025    90.820
dut._zz_354__adder_sumout_15_cout.cin[0] (adder)                                      3.464    94.284
dut._zz_354__adder_sumout_15_cout.cout[0] (adder)                                     0.025    94.309
dut._zz_354__adder_sumout_14_cout.cin[0] (adder)                                      3.464    97.773
dut._zz_354__adder_sumout_14_cout.cout[0] (adder)                                     0.025    97.798
dut._zz_354__adder_sumout_13_cout.cin[0] (adder)                                      3.464   101.262
dut._zz_354__adder_sumout_13_cout.cout[0] (adder)                                     0.025   101.287
dut._zz_354__adder_sumout_12_cout.cin[0] (adder)                                      3.464   104.751
dut._zz_354__adder_sumout_12_cout.cout[0] (adder)                                     0.025   104.776
dut._zz_354__adder_sumout_11_cout.cin[0] (adder)                                      3.464   108.240
dut._zz_354__adder_sumout_11_cout.cout[0] (adder)                                     0.025   108.265
dut._zz_354__adder_sumout_10_cout.cin[0] (adder)                                      3.464   111.729
dut._zz_354__adder_sumout_10_cout.cout[0] (adder)                                     0.025   111.754
dut._zz_354__adder_sumout_8_cout.cin[0] (adder)                                       3.464   115.218
dut._zz_354__adder_sumout_8_cout.sumout[0] (adder)                                    0.049   115.267
dut.memory_DivPlugin_div_result[30].D[0] (dffre)                                      3.464   118.731
data arrival time                                                                             118.731

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut.memory_DivPlugin_div_result[30].C[0] (dffre)                                      3.464     3.464
clock uncertainty                                                                     0.000     3.464
cell setup time                                                                      -0.039     3.425
data required time                                                                              3.425
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.425
data arrival time                                                                            -118.731
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -115.306


#Path 98
Startpoint: dut._zz_336_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_344_[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_336_[0].C[0] (dffre)                                                    3.464     3.464
dut._zz_336_[0].Q[0] (dffre) [clock-to-output]                                  0.057     3.521
dut.memory_MUL_LOW_adder_sumout_51_cout.a[0] (adder)                            3.464     6.985
dut.memory_MUL_LOW_adder_sumout_51_cout.cout[0] (adder)                         0.026     7.011
dut.memory_MUL_LOW_adder_sumout_40_cout.cin[0] (adder)                          3.464    10.475
dut.memory_MUL_LOW_adder_sumout_40_cout.cout[0] (adder)                         0.025    10.500
dut.memory_MUL_LOW_adder_sumout_29_cout.cin[0] (adder)                          3.464    13.964
dut.memory_MUL_LOW_adder_sumout_29_cout.cout[0] (adder)                         0.025    13.989
dut.memory_MUL_LOW_adder_sumout_18_cout.cin[0] (adder)                          3.464    17.453
dut.memory_MUL_LOW_adder_sumout_18_cout.cout[0] (adder)                         0.025    17.478
dut.memory_MUL_LOW_adder_sumout_7_cout.cin[0] (adder)                           3.464    20.942
dut.memory_MUL_LOW_adder_sumout_7_cout.cout[0] (adder)                          0.025    20.967
dut.memory_MUL_LOW_adder_sumout_4_cout.cin[0] (adder)                           3.464    24.431
dut.memory_MUL_LOW_adder_sumout_4_cout.cout[0] (adder)                          0.025    24.456
dut.memory_MUL_LOW_adder_sumout_3_cout.cin[0] (adder)                           3.464    27.920
dut.memory_MUL_LOW_adder_sumout_3_cout.cout[0] (adder)                          0.025    27.945
dut.memory_MUL_LOW_adder_sumout_2_cout.cin[0] (adder)                           3.464    31.409
dut.memory_MUL_LOW_adder_sumout_2_cout.cout[0] (adder)                          0.025    31.434
dut.memory_MUL_LOW_adder_sumout_1_cout.cin[0] (adder)                           3.464    34.898
dut.memory_MUL_LOW_adder_sumout_1_cout.cout[0] (adder)                          0.025    34.923
dut.memory_MUL_LOW_adder_sumout_cout.cin[0] (adder)                             3.464    38.387
dut.memory_MUL_LOW_adder_sumout_cout.cout[0] (adder)                            0.025    38.412
dut.memory_MUL_LOW_adder_sumout_50_cout.cin[0] (adder)                          3.464    41.876
dut.memory_MUL_LOW_adder_sumout_50_cout.cout[0] (adder)                         0.025    41.901
dut.memory_MUL_LOW_adder_sumout_49_cout.cin[0] (adder)                          3.464    45.365
dut.memory_MUL_LOW_adder_sumout_49_cout.cout[0] (adder)                         0.025    45.390
dut.memory_MUL_LOW_adder_sumout_48_cout.cin[0] (adder)                          3.464    48.854
dut.memory_MUL_LOW_adder_sumout_48_cout.cout[0] (adder)                         0.025    48.879
dut.memory_MUL_LOW_adder_sumout_47_cout.cin[0] (adder)                          3.464    52.343
dut.memory_MUL_LOW_adder_sumout_47_cout.cout[0] (adder)                         0.025    52.368
dut.memory_MUL_LOW_adder_sumout_46_cout.cin[0] (adder)                          3.464    55.832
dut.memory_MUL_LOW_adder_sumout_46_cout.cout[0] (adder)                         0.025    55.857
dut.memory_MUL_LOW_adder_sumout_45_cout.cin[0] (adder)                          3.464    59.321
dut.memory_MUL_LOW_adder_sumout_45_cout.cout[0] (adder)                         0.025    59.346
dut.memory_MUL_LOW_adder_sumout_44_cout.cin[0] (adder)                          3.464    62.810
dut.memory_MUL_LOW_adder_sumout_44_cout.cout[0] (adder)                         0.025    62.835
dut.memory_MUL_LOW_adder_sumout_43_cout.cin[0] (adder)                          3.464    66.299
dut.memory_MUL_LOW_adder_sumout_43_cout.cout[0] (adder)                         0.025    66.324
dut.memory_MUL_LOW_adder_sumout_42_cout.cin[0] (adder)                          3.464    69.788
dut.memory_MUL_LOW_adder_sumout_42_cout.cout[0] (adder)                         0.025    69.813
dut.memory_MUL_LOW_adder_sumout_41_cout.cin[0] (adder)                          3.464    73.277
dut.memory_MUL_LOW_adder_sumout_41_cout.cout[0] (adder)                         0.025    73.302
dut.memory_MUL_LOW_adder_sumout_39_cout.cin[0] (adder)                          3.464    76.766
dut.memory_MUL_LOW_adder_sumout_39_cout.cout[0] (adder)                         0.025    76.791
dut.memory_MUL_LOW_adder_sumout_38_cout.cin[0] (adder)                          3.464    80.255
dut.memory_MUL_LOW_adder_sumout_38_cout.cout[0] (adder)                         0.025    80.280
dut.memory_MUL_LOW_adder_sumout_37_cout.cin[0] (adder)                          3.464    83.744
dut.memory_MUL_LOW_adder_sumout_37_cout.cout[0] (adder)                         0.025    83.769
dut.memory_MUL_LOW_adder_sumout_36_cout.cin[0] (adder)                          3.464    87.233
dut.memory_MUL_LOW_adder_sumout_36_cout.cout[0] (adder)                         0.025    87.258
dut.memory_MUL_LOW_adder_sumout_35_cout.cin[0] (adder)                          3.464    90.722
dut.memory_MUL_LOW_adder_sumout_35_cout.cout[0] (adder)                         0.025    90.747
dut.memory_MUL_LOW_adder_sumout_34_cout.cin[0] (adder)                          3.464    94.211
dut.memory_MUL_LOW_adder_sumout_34_cout.cout[0] (adder)                         0.025    94.236
dut.memory_MUL_LOW_adder_sumout_33_cout.cin[0] (adder)                          3.464    97.700
dut.memory_MUL_LOW_adder_sumout_33_cout.cout[0] (adder)                         0.025    97.725
dut.memory_MUL_LOW_adder_sumout_32_cout.cin[0] (adder)                          3.464   101.189
dut.memory_MUL_LOW_adder_sumout_32_cout.cout[0] (adder)                         0.025   101.214
dut.memory_MUL_LOW_adder_sumout_31_cout.cin[0] (adder)                          3.464   104.678
dut.memory_MUL_LOW_adder_sumout_31_cout.cout[0] (adder)                         0.025   104.703
dut.memory_MUL_LOW_adder_sumout_30_cout.cin[0] (adder)                          3.464   108.167
dut.memory_MUL_LOW_adder_sumout_30_cout.cout[0] (adder)                         0.025   108.192
dut.memory_MUL_LOW_adder_sumout_28_cout.cin[0] (adder)                          3.464   111.656
dut.memory_MUL_LOW_adder_sumout_28_cout.cout[0] (adder)                         0.025   111.681
dut.memory_MUL_LOW_adder_sumout_27_cout.cin[0] (adder)                          3.464   115.145
dut.memory_MUL_LOW_adder_sumout_27_cout.sumout[0] (adder)                       0.049   115.194
dut._zz_344_[31].D[0] (dffre)                                                   3.464   118.658
data arrival time                                                                       118.658

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_344_[31].C[0] (dffre)                                                   3.464     3.464
clock uncertainty                                                               0.000     3.464
cell setup time                                                                -0.039     3.425
data required time                                                                        3.425
-----------------------------------------------------------------------------------------------
data required time                                                                        3.425
data arrival time                                                                      -118.658
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -115.233


#Path 99
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.sumout[0] (adder)                       0.049   101.414
dut._zz_42__$lut_Y_4_A.in[4] (.names)                                     3.464   104.878
dut._zz_42__$lut_Y_4_A.out[0] (.names)                                    0.110   104.988
dut._zz_42_[25].in[0] (.names)                                            3.464   108.452
dut._zz_42_[25].out[0] (.names)                                           0.097   108.549
dut.decode_RS1[25].in[2] (frac_lut6)                                      3.464   112.013
dut.decode_RS1[25].lut6_out[0] (frac_lut6)                                0.128   112.141
dut._zz_209_[25].D[0] (dffre)                                             3.464   115.605
data arrival time                                                                 115.605

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_209_[25].C[0] (dffre)                                             3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -115.605
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -112.180


#Path 100
Startpoint: dut._zz_143_[0].Q[0] (dffre clocked by clk)
Endpoint  : dut.decode_to_execute_RS2[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut._zz_143_[0].C[0] (dffre)                                              3.464     3.464
dut._zz_143_[0].Q[0] (dffre) [clock-to-output]                            0.057     3.521
dut._zz_167_[0].in[5] (frac_lut6)                                         3.464     6.985
dut._zz_167_[0].lut6_out[0] (frac_lut6)                                   0.128     7.113
dut._zz_316_[0].in[1] (.names)                                            3.464    10.577
dut._zz_316_[0].out[0] (.names)                                           0.097    10.674
dut._zz_313__adder_sumout_31_cout.b[0] (adder)                            3.464    14.138
dut._zz_313__adder_sumout_31_cout.cout[0] (adder)                         0.027    14.165
dut._zz_313__adder_sumout_20_cout.cin[0] (adder)                          3.464    17.629
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                         0.025    17.654
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                           3.464    21.118
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                          0.025    21.143
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                           3.464    24.607
dut._zz_313__adder_sumout_6_cout.cout[0] (adder)                          0.025    24.632
dut._zz_313__adder_sumout_5_cout.cin[0] (adder)                           3.464    28.096
dut._zz_313__adder_sumout_5_cout.cout[0] (adder)                          0.025    28.121
dut._zz_313__adder_sumout_4_cout.cin[0] (adder)                           3.464    31.585
dut._zz_313__adder_sumout_4_cout.cout[0] (adder)                          0.025    31.610
dut._zz_313__adder_sumout_3_cout.cin[0] (adder)                           3.464    35.074
dut._zz_313__adder_sumout_3_cout.cout[0] (adder)                          0.025    35.099
dut._zz_313__adder_sumout_2_cout.cin[0] (adder)                           3.464    38.563
dut._zz_313__adder_sumout_2_cout.cout[0] (adder)                          0.025    38.588
dut._zz_313__adder_sumout_1_cout.cin[0] (adder)                           3.464    42.052
dut._zz_313__adder_sumout_1_cout.cout[0] (adder)                          0.025    42.077
dut._zz_313__adder_sumout_cout.cin[0] (adder)                             3.464    45.541
dut._zz_313__adder_sumout_cout.cout[0] (adder)                            0.025    45.566
dut._zz_313__adder_sumout_30_cout.cin[0] (adder)                          3.464    49.030
dut._zz_313__adder_sumout_30_cout.cout[0] (adder)                         0.025    49.055
dut._zz_313__adder_sumout_29_cout.cin[0] (adder)                          3.464    52.519
dut._zz_313__adder_sumout_29_cout.cout[0] (adder)                         0.025    52.544
dut._zz_313__adder_sumout_28_cout.cin[0] (adder)                          3.464    56.008
dut._zz_313__adder_sumout_28_cout.cout[0] (adder)                         0.025    56.033
dut._zz_313__adder_sumout_27_cout.cin[0] (adder)                          3.464    59.497
dut._zz_313__adder_sumout_27_cout.cout[0] (adder)                         0.025    59.522
dut._zz_313__adder_sumout_26_cout.cin[0] (adder)                          3.464    62.986
dut._zz_313__adder_sumout_26_cout.cout[0] (adder)                         0.025    63.011
dut._zz_313__adder_sumout_25_cout.cin[0] (adder)                          3.464    66.475
dut._zz_313__adder_sumout_25_cout.cout[0] (adder)                         0.025    66.500
dut._zz_313__adder_sumout_24_cout.cin[0] (adder)                          3.464    69.964
dut._zz_313__adder_sumout_24_cout.cout[0] (adder)                         0.025    69.989
dut._zz_313__adder_sumout_23_cout.cin[0] (adder)                          3.464    73.453
dut._zz_313__adder_sumout_23_cout.cout[0] (adder)                         0.025    73.478
dut._zz_313__adder_sumout_22_cout.cin[0] (adder)                          3.464    76.942
dut._zz_313__adder_sumout_22_cout.cout[0] (adder)                         0.025    76.967
dut._zz_313__adder_sumout_21_cout.cin[0] (adder)                          3.464    80.431
dut._zz_313__adder_sumout_21_cout.cout[0] (adder)                         0.025    80.456
dut._zz_313__adder_sumout_19_cout.cin[0] (adder)                          3.464    83.920
dut._zz_313__adder_sumout_19_cout.cout[0] (adder)                         0.025    83.945
dut._zz_313__adder_sumout_18_cout.cin[0] (adder)                          3.464    87.409
dut._zz_313__adder_sumout_18_cout.cout[0] (adder)                         0.025    87.434
dut._zz_313__adder_sumout_17_cout.cin[0] (adder)                          3.464    90.898
dut._zz_313__adder_sumout_17_cout.cout[0] (adder)                         0.025    90.923
dut._zz_313__adder_sumout_16_cout.cin[0] (adder)                          3.464    94.387
dut._zz_313__adder_sumout_16_cout.cout[0] (adder)                         0.025    94.412
dut._zz_313__adder_sumout_15_cout.cin[0] (adder)                          3.464    97.876
dut._zz_313__adder_sumout_15_cout.cout[0] (adder)                         0.025    97.901
dut._zz_313__adder_sumout_14_cout.cin[0] (adder)                          3.464   101.365
dut._zz_313__adder_sumout_14_cout.sumout[0] (adder)                       0.049   101.414
dut._zz_42__$lut_Y_4_A.in[4] (.names)                                     3.464   104.878
dut._zz_42__$lut_Y_4_A.out[0] (.names)                                    0.110   104.988
dut._zz_42_[25].in[0] (.names)                                            3.464   108.452
dut._zz_42_[25].out[0] (.names)                                           0.097   108.549
dut.decode_RS2[25].in[2] (frac_lut6)                                      3.464   112.013
dut.decode_RS2[25].lut6_out[0] (frac_lut6)                                0.128   112.141
dut.decode_to_execute_RS2[25].D[0] (dffre)                                3.464   115.605
data arrival time                                                                 115.605

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
dut.decode_to_execute_RS2[25].C[0] (dffre)                                3.464     3.464
clock uncertainty                                                         0.000     3.464
cell setup time                                                          -0.039     3.425
data required time                                                                  3.425
-----------------------------------------------------------------------------------------
data required time                                                                  3.425
data arrival time                                                                -115.605
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -112.180


#End of timing report
