Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c799dae494484327b3b9174549396aee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ext_imm16_tb_behav xil_defaultlib.Ext_imm16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ext_imm16
Compiling module xil_defaultlib.Ext_imm16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ext_imm16_tb_behav
