#Start recording tcl command: 3/24/2017 19:13:44
#Project Location: F:/MCU_FPGA/STEP/MyExample/Expand_Board/General_Interface/General_Interface/General_Interface/Interface_BH1750; Project name: Interface_BH1750
prj_project open "F:/MCU_FPGA/STEP/MyExample/Expand_Board/General_Interface/General_Interface/General_Interface/Interface_BH1750/Interface_BH1750.ldf"
prj_run Synthesis -impl impl_Interface_BH1750 -task Lattice_Synthesis
#Stop recording: 3/24/2017 20:11:28
