<stg><name>fir</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %0 ], [ %acc, %2 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i3 [ -3, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln16 = icmp eq i3 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln16, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %i = add i3 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln18 = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [6 x i32]* @shift_reg, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
:4  %zext_ln18_1 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c1_addr = getelementptr [6 x i10]* @c1, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="3">
<![CDATA[
:8  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln22 = mul nsw i32 %input_read, 53

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %input_read, i32* getelementptr inbounds ([6 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [6 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="3">
<![CDATA[
:8  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
:9  %sext_ln19 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln19 = mul nsw i32 %shift_reg_load, %sext_ln19

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc = add nsw i32 %mul_ln19, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc_1 = add nsw i32 %acc_0, %mul_ln22

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_r, i32 %acc_1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="46" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="47" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="output_r" to="specbitsmap_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="53" from="input_r" to="specbitsmap_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="fir_str" to="spectopmodule_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i32" to="input_read" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="input_r" to="input_read" fromId="46" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="acc_0" fromId="61" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="br_ln16" to="acc_0" fromId="11" toId="12">
</dataflow>
<dataflow id="64" from="acc" to="acc_0" fromId="32" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln16" to="acc_0" fromId="33" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="67" from="StgValue_66" to="i_0" fromId="66" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="br_ln16" to="i_0" fromId="11" toId="13">
</dataflow>
<dataflow id="69" from="i" to="i_0" fromId="17" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="br_ln16" to="i_0" fromId="33" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="71" from="i_0" to="icmp_ln16" fromId="13" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln16" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="80" from="icmp_ln16" to="br_ln16" fromId="14" toId="16">
</dataflow>
<dataflow id="81" from="i_0" to="i" fromId="13" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="i" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="i" to="zext_ln18" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="shift_reg" to="shift_reg_addr" fromId="47" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_86" to="shift_reg_addr" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="zext_ln18" to="shift_reg_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="20">
</dataflow>
<dataflow id="90" from="i_0" to="zext_ln18_1" fromId="13" toId="21">
</dataflow>
<dataflow id="91" from="c1" to="c1_addr" fromId="48" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_86" to="c1_addr" fromId="86" toId="22">
</dataflow>
<dataflow id="93" from="zext_ln18_1" to="c1_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="c1_addr" to="c1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="95" from="input_read" to="mul_ln22" fromId="10" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_96" to="mul_ln22" fromId="96" toId="24">
</dataflow>
<dataflow id="98" from="input_read" to="store_ln23" fromId="10" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln23" fromId="99" toId="25">
</dataflow>
<dataflow id="101" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="26">
</dataflow>
<dataflow id="102" from="shift_reg" to="shift_reg_addr_1" fromId="47" toId="27">
</dataflow>
<dataflow id="103" from="StgValue_86" to="shift_reg_addr_1" fromId="86" toId="27">
</dataflow>
<dataflow id="104" from="zext_ln18_1" to="shift_reg_addr_1" fromId="21" toId="27">
</dataflow>
<dataflow id="105" from="shift_reg_load" to="store_ln18" fromId="26" toId="28">
</dataflow>
<dataflow id="106" from="shift_reg_addr_1" to="store_ln18" fromId="27" toId="28">
</dataflow>
<dataflow id="107" from="c1_addr" to="c1_load" fromId="22" toId="29">
</dataflow>
<dataflow id="108" from="c1_load" to="sext_ln19" fromId="29" toId="30">
</dataflow>
<dataflow id="109" from="shift_reg_load" to="mul_ln19" fromId="26" toId="31">
</dataflow>
<dataflow id="110" from="sext_ln19" to="mul_ln19" fromId="30" toId="31">
</dataflow>
<dataflow id="111" from="mul_ln19" to="acc" fromId="31" toId="32">
</dataflow>
<dataflow id="112" from="acc_0" to="acc" fromId="12" toId="32">
</dataflow>
<dataflow id="113" from="acc_0" to="acc_1" fromId="12" toId="34">
</dataflow>
<dataflow id="114" from="mul_ln22" to="acc_1" fromId="24" toId="34">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln25" fromId="115" toId="35">
</dataflow>
<dataflow id="117" from="output_r" to="write_ln25" fromId="45" toId="35">
</dataflow>
<dataflow id="118" from="acc_1" to="write_ln25" fromId="34" toId="35">
</dataflow>
<dataflow id="119" from="icmp_ln16" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
