# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_QMS1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/repos/verilog/lab_QMS/lab_QMS1 {D:/repos/verilog/lab_QMS/lab_QMS1/cnt_adr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/repos/verilog/lab_QMS/lab_QMS1" D:/repos/verilog/lab_QMS/lab_QMS1/cnt_adr.v 
# -- Compiling module cnt_adr
# 
# Top level modules:
# 	cnt_adr
# End time: 14:35:04 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/repos/verilog/lab_QMS/lab_QMS1 {D:/repos/verilog/lab_QMS/lab_QMS1/ROM_8D.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/repos/verilog/lab_QMS/lab_QMS1" D:/repos/verilog/lab_QMS/lab_QMS1/ROM_8D.v 
# -- Compiling module ROM_8D
# 
# Top level modules:
# 	ROM_8D
# End time: 14:35:04 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/repos/verilog/lab_QMS/lab_QMS1 {D:/repos/verilog/lab_QMS/lab_QMS1/DFF_chain.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/repos/verilog/lab_QMS/lab_QMS1" D:/repos/verilog/lab_QMS/lab_QMS1/DFF_chain.v 
# -- Compiling module DFF_chain
# 
# Top level modules:
# 	DFF_chain
# End time: 14:35:04 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/repos/verilog/lab_QMS/lab_QMS1 {D:/repos/verilog/lab_QMS/lab_QMS1/cnt_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/repos/verilog/lab_QMS/lab_QMS1" D:/repos/verilog/lab_QMS/lab_QMS1/cnt_div.v 
# -- Compiling module cnt_div
# 
# Top level modules:
# 	cnt_div
# End time: 14:35:04 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/repos/verilog/lab_QMS/lab_QMS1 {D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:05 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/repos/verilog/lab_QMS/lab_QMS1" D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v 
# -- Compiling module lab_QMS1
# 
# Top level modules:
# 	lab_QMS1
# End time: 14:35:05 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/repos/verilog/lab_QMS/lab_QMS1 {D:/repos/verilog/lab_QMS/lab_QMS1/tb_lab_QMS1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:05 on Nov 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/repos/verilog/lab_QMS/lab_QMS1" D:/repos/verilog/lab_QMS/lab_QMS1/tb_lab_QMS1.v 
# -- Compiling module tb_lab_QMS1
# 
# Top level modules:
# 	tb_lab_QMS1
# End time: 14:35:05 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_lab_QMS1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_lab_QMS1 
# Start time: 14:35:06 on Nov 23,2024
# Loading work.tb_lab_QMS1
# Loading work.lab_QMS1
# Loading work.DFF_chain
# Loading work.cnt_div
# Loading work.cnt_adr
# Loading lpm_ver.lpm_counter
# Loading work.ROM_8D
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/repos/verilog/lab_QMS/lab_QMS1/tb_lab_QMS1.v(20)
#    Time: 1100 ns  Iteration: 0  Instance: /tb_lab_QMS1
# Break in Module tb_lab_QMS1 at D:/repos/verilog/lab_QMS/lab_QMS1/tb_lab_QMS1.v line 20
# End time: 00:01:56 on Nov 24,2024, Elapsed time: 9:26:50
# Errors: 0, Warnings: 0
