#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug  1 22:06:19 2024
# Process ID: 11856
# Current directory: D:/Vivado/Gate_level/Verilog/four_bit_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13076 D:\Vivado\Gate_level\Verilog\four_bit_adder\four_bit_adder.xpr
# Log file: D:/Vivado/Gate_level/Verilog/four_bit_adder/vivado.log
# Journal file: D:/Vivado/Gate_level/Verilog/four_bit_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.xpr
update_compile_order -fileset sources_1
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
close_sim
launch_simulation
launch_simulation
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source four_bit_adderTB.tcl
relaunch_sim
close_sim
launch_simulation
source four_bit_adderTB.tcl
relaunch_sim
close_sim
launch_simulation
source four_bit_adderTB.tcl
close_sim
launch_simulation
source four_bit_adderTB.tcl
