
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
h
%Design is defaulting to dcp part: %s
1902*	planAhead2#
xc7z020clg484-12default:defaultZ12-3128
n
$Design is defaulting to dcp top: %s
1903*	planAhead2*
vivado_activity_thread2default:defaultZ12-3129
]
-Analyzing %s Unisim elements for replacement
17*netlist2
122default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
Ÿ
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
 
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
 
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ž
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
œ
Loading package from %s
16*device2k
W/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
“
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.3/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
ñ
Parsing XDC File [%s]
179*designutils2º
¥/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-26976-ganymede/dcp/vivado_activity_thread_early.xdc2default:defaultZ20-179
¬
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2æ
Ï/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
¢
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2Ü
Å/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
¤
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2Þ
Ç/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
ú
Finished Parsing XDC File [%s]
178*designutils2º
¥/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-26976-ganymede/dcp/vivado_activity_thread_early.xdc2default:defaultZ20-178
ë
Parsing XDC File [%s]
179*designutils2´
Ÿ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-26976-ganymede/dcp/vivado_activity_thread.xdc2default:defaultZ20-179
º
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2‚
l/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:default2
12default:default8@Z12-2286
ô
Finished Parsing XDC File [%s]
178*designutils2´
Ÿ/home/sf306/phd_codebase/FPL2014/F3_VivadoHLS/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-26976-ganymede/dcp/vivado_activity_thread.xdc2default:defaultZ20-178
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:112default:default2
00:00:122default:default2
1264.7972default:default2
567.4962default:defaultZ17-268


End Record