-- generated by newgenasym Thu Aug 16 13:32:12 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cdsot23_sm712 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end cdsot23_sm712;
