--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.317 ns
From           : rst
To             : controller:inst9|cur_future_piece[1]
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.999 ns
From           : vga:inst3|vga_read:read_and_output|v_sync_out
To             : vga_vsync
From Clock     : clock_50mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 5.474 ns
From           : dbg_inputs[4]
To             : debounce:inst19|output[4]
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Clock Setup: 'clock_50mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 118.68 MHz ( period = 8.426 ns )
From           : cs_compare:inst11|state[0]
To             : sr_if:inst2|do1
From Clock     : clock_50mhz
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 137.21 MHz ( period = 7.288 ns )
From           : sld_hub:auto_hub|irf_reg[1][5]
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

