{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1710711961881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1710711961975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tutor3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"tutor3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710711962116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710711962475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710711962475 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710711962866 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710711962913 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710711965741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710711965741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710711965741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710711965756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710711965756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710711965756 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710711965756 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1710711967678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tutor3.sdc " "Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710711967694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710711967694 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710711967725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "tutor3.bdf" "" { Schematic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/tutor3.bdf" { { 280 -64 104 296 "CLK" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_100Hz  " "Automatically promoted node clk_div:inst2\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 15 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_10Hz  " "Automatically promoted node clk_div:inst2\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 16 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_10Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst10\|pb_debounced  " "Automatically promoted node debounce:inst10\|pb_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[0\]~0 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[0\]~0" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[0\]~1 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[0\]~1" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[1\]~2 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[1\]~2" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[1\]~3 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[1\]~3" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[2\]~4 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[2\]~4" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[2\]~5 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[2\]~5" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[3\]~6 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[3\]~6" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[3]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[3\]~7 " "Destination node lmp_counter1:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_q3i:auto_generated\|safe_q\[3\]~7" {  } { { "db/cntr_q3i.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_q3i.tdf" 75 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|safe_q[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_7si:auto_generated\|safe_q\[0\]~0 " "Destination node lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_7si:auto_generated\|safe_q\[0\]~0" {  } { { "db/cntr_7si.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_7si.tdf" 76 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_7si:auto_generated\|safe_q\[0\]~1 " "Destination node lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_7si:auto_generated\|safe_q\[0\]~1" {  } { { "db/cntr_7si.tdf" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/db/cntr_7si.tdf" 76 8 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1710711968084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710711968084 ""}  } { { "DEBOUNCE.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/DEBOUNCE.VHD" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debounce:inst10|pb_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_100hz_reg  " "Automatically promoted node clk_div:inst2\|clock_100hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_100Hz " "Destination node clk_div:inst2\|clock_100Hz" {  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 15 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710711968147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710711968147 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 29 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_100Khz_reg  " "Automatically promoted node clk_div:inst2\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968147 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 28 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_10Khz_reg  " "Automatically promoted node clk_div:inst2\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968147 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 28 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_1Khz_reg  " "Automatically promoted node clk_div:inst2\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968147 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 28 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_1Mhz_reg  " "Automatically promoted node clk_div:inst2\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710711968147 ""}  } { { "CLK_DIV.VHD" "" { Text "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/CLK_DIV.VHD" 28 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710711968147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710711969038 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710711969038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710711969038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710711969038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710711969038 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710711969131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710711969131 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710711969131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710711969225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710711969241 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710711969241 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710711969459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710711981709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710711982819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710711982881 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710711988959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710711988975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710711989459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710711994944 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710711994944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710711998522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710711998538 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710711998538 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.91 " "Total time spent on timing analysis during the Fitter is 1.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710711998694 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710711998725 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUS 0 " "Pin \"AUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS 0 " "Pin \"BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CUS 0 " "Pin \"CUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DUS 0 " "Pin \"DUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EUS 0 " "Pin \"EUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUS 0 " "Pin \"FUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GUS 0 " "Pin \"GUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADS 0 " "Pin \"ADS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BDS 0 " "Pin \"BDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CDS 0 " "Pin \"CDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDS 0 " "Pin \"DDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EDS 0 " "Pin \"EDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FDS 0 " "Pin \"FDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GDS 0 " "Pin \"GDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710711998788 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1710711998788 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710712000241 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710712000459 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710712001694 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710712004741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/tutor3.fit.smsg " "Generated suppressed messages file C:/Users/Ivan/Desktop/Proyecto_Megafunciones/Practica_Tarea_5/tutor3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710712006522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710712007413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:46:47 2024 " "Processing ended: Sun Mar 17 22:46:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710712007413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710712007413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710712007413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710712007413 ""}
