--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml topdesign.twx topdesign.ncd -o topdesign.twr topdesign.pcf
-ucf final.ucf

Design file:              topdesign.ncd
Physical constraint file: topdesign.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
changeAdd   |    0.487(R)|      FAST  |    1.797(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
changecommit|    0.138(R)|      FAST  |    2.433(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
            |    0.371(R)|      FAST  |    3.422(R)|      SLOW  |clock_BUFG        |   0.000|
din_control |    0.877(R)|      FAST  |    0.908(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
single      |    0.553(R)|      FAST  |    1.470(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<0>   |    3.366(R)|      SLOW  |    0.677(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<1>   |    2.298(R)|      SLOW  |    0.849(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<2>   |    2.772(R)|      SLOW  |    1.604(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<3>   |    2.279(R)|      SLOW  |    2.107(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<4>   |    1.539(R)|      FAST  |    2.099(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<5>   |    2.252(R)|      SLOW  |    1.739(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<6>   |    1.750(R)|      FAST  |    2.231(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<7>   |    2.897(R)|      SLOW  |    1.643(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<8>   |    1.789(R)|      FAST  |    2.729(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<9>   |    1.341(R)|      FAST  |    2.558(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<10>  |    1.507(R)|      FAST  |    1.876(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<11>  |    1.700(R)|      FAST  |    2.118(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
switch<12>  |    1.847(R)|      SLOW  |    1.517(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
ukey_control|    1.513(R)|      SLOW  |    0.329(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_rdy    |        11.403(R)|      SLOW  |         4.423(R)|      FAST  |clock_BUFG        |   0.000|
key_rdy     |        11.586(R)|      SLOW  |         4.517(R)|      FAST  |clock_BUFG        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.830|         |         |         |
switch<13>     |    2.080|   10.834|         |         |
switch<14>     |    2.342|   10.834|         |         |
switch<15>     |    1.906|    6.925|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.112|         |
switch<13>     |         |         |    1.035|    1.035|
switch<14>     |         |         |    1.417|    1.417|
switch<15>     |         |         |    1.136|    1.136|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.112|         |
switch<13>     |         |         |    1.330|    1.330|
switch<14>     |         |         |    1.006|    1.006|
switch<15>     |         |         |    1.425|    1.425|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.169|         |
switch<15>     |         |         |    1.271|    1.271|
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 11 11:54:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 488 MB



