

================================================================
== Vivado HLS Report for 'DistCalc'
================================================================
* Date:           Sat Dec 28 12:54:03 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ROGSAnne_HLS
* Solution:       solution_ROGSAnne
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  144|    1|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                   |                         |  Latency  |  Interval | Pipeline|
        |              Instance             |          Module         | min | max | min | max |   Type  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_DistCalc_DistCalcThread_fu_70  |DistCalc_DistCalcThread  |    3|  143|    3|  143|   none  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (DistCalc_ssdm_thr)
2 --> 
* FSM state operations: 

 <State 1>: 3.26ns
ST_1: StgValue_3 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !55

ST_1: StgValue_4 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !59

ST_1: StgValue_5 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %busy), !map !63

ST_1: StgValue_6 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %numberOfPoints), !map !67

ST_1: StgValue_7 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ready), !map !71

ST_1: StgValue_8 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !75

ST_1: StgValue_9 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !79

ST_1: StgValue_10 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %outputDist), !map !83

ST_1: StgValue_11 (18)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_12 (19)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:9  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str9, i32 4, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32* %x) nounwind

ST_1: StgValue_13 (20)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_14 (21)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:11  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str9, i32 4, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32* %y) nounwind

ST_1: StgValue_15 (22)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:12  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @p_str, [9 x i8]* @p_str) nounwind

ST_1: DistCalc_ssdm_thr (23)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:13  %DistCalc_ssdm_thr = load i1* @DistCalc_ssdm_thread_M_DistCalcThread, align 1

ST_1: StgValue_17 (24)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:14  br i1 %DistCalc_ssdm_thr, label %1, label %2

ST_1: StgValue_18 (26)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:0  call void (...)* @_ssdm_op_SpecProcessDecl([9 x i8]* @p_str, i32 2, [15 x i8]* @p_str12) nounwind

ST_1: StgValue_19 (27)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:25
:1  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str12, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_20 (28)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:26
:2  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str12, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: StgValue_21 (29)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:27
:3  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_22 (30)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:28
:4  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_23 (31)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:29
:5  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str4, i32 0, i32 0, i1* %busy) nounwind

ST_1: StgValue_24 (32)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:30
:6  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [6 x i8]* @p_str5, [15 x i8]* @p_str6, i32 0, i32 0, i32* %numberOfPoints) nounwind

ST_1: StgValue_25 (33)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:31
:7  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str7, i32 0, i32 0, i1* %ready) nounwind

ST_1: StgValue_26 (34)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:32
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_27 (35)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:33
:9  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 4, [6 x i8]* @p_str5, [2 x i8]* @p_str15, i32 0, i32 0, i32* %x) nounwind

ST_1: StgValue_28 (36)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:34
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_29 (37)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:35
:11  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 4, [6 x i8]* @p_str5, [2 x i8]* @p_str16, i32 0, i32 0, i32* %y) nounwind

ST_1: StgValue_30 (38)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:36
:12  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [8 x i8]* @p_str10, [11 x i8]* @p_str11, i32 0, i32 0, float* %outputDist) nounwind

ST_1: StgValue_31 (39)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:43
:13  ret void

ST_1: StgValue_32 (41)  [2/2] 3.26ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:0  call void @"DistCalc::DistCalcThread"(i1* %clk, i1* %reset, i1* %busy, i32* %numberOfPoints, i1* %ready, i32* %x, i32* %y, float* %outputDist)


 <State 2>: 6.50ns
ST_2: StgValue_33 (41)  [1/2] 6.50ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:0  call void @"DistCalc::DistCalcThread"(i1* %clk, i1* %reset, i1* %busy, i32* %numberOfPoints, i1* %ready, i32* %x, i32* %y, float* %outputDist)

ST_2: StgValue_34 (42)  [1/1] 0.00ns
:1  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ busy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ numberOfPoints]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputDist]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DistCalc_ssdm_thread_M_DistCalcThread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap    ) [ 000]
StgValue_4        (specbitsmap    ) [ 000]
StgValue_5        (specbitsmap    ) [ 000]
StgValue_6        (specbitsmap    ) [ 000]
StgValue_7        (specbitsmap    ) [ 000]
StgValue_8        (specbitsmap    ) [ 000]
StgValue_9        (specbitsmap    ) [ 000]
StgValue_10       (specbitsmap    ) [ 000]
StgValue_11       (specinterface  ) [ 000]
StgValue_12       (specport       ) [ 000]
StgValue_13       (specinterface  ) [ 000]
StgValue_14       (specport       ) [ 000]
StgValue_15       (spectopmodule  ) [ 000]
DistCalc_ssdm_thr (load           ) [ 010]
StgValue_17       (br             ) [ 000]
StgValue_18       (specprocessdecl) [ 000]
StgValue_19       (specsensitive  ) [ 000]
StgValue_20       (specsensitive  ) [ 000]
StgValue_21       (specport       ) [ 000]
StgValue_22       (specport       ) [ 000]
StgValue_23       (specport       ) [ 000]
StgValue_24       (specport       ) [ 000]
StgValue_25       (specport       ) [ 000]
StgValue_26       (specinterface  ) [ 000]
StgValue_27       (specport       ) [ 000]
StgValue_28       (specinterface  ) [ 000]
StgValue_29       (specport       ) [ 000]
StgValue_30       (specport       ) [ 000]
StgValue_31       (ret            ) [ 000]
StgValue_33       (call           ) [ 000]
StgValue_34       (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="busy">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="busy"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numberOfPoints">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numberOfPoints"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ready">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ready"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputDist">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputDist"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DistCalc_ssdm_thread_M_DistCalcThread">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DistCalc_ssdm_thread_M_DistCalcThread"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DistCalc::DistCalcThread"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_DistCalc_DistCalcThread_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="32" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="32" slack="0"/>
<pin id="78" dir="0" index="7" bw="32" slack="0"/>
<pin id="79" dir="0" index="8" bw="32" slack="0"/>
<pin id="80" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="DistCalc_ssdm_thr_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DistCalc_ssdm_thr/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="68" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: busy | {1 2 }
	Port: outputDist | {1 2 }
 - Input state : 
	Port: DistCalc::DistCalc : numberOfPoints | {1 2 }
	Port: DistCalc::DistCalc : ready | {1 2 }
	Port: DistCalc::DistCalc : x | {1 2 }
	Port: DistCalc::DistCalc : y | {1 2 }
	Port: DistCalc::DistCalc : DistCalc_ssdm_thread_M_DistCalcThread | {1 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   | grp_DistCalc_DistCalcThread_fu_70 |    19   |  8.134  |   7242  |   5380  |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    19   |  8.134  |   7242  |   5380  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    8   |  7242  |  5380  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |    8   |  7242  |  5380  |
+-----------+--------+--------+--------+--------+
