read -sv run_verilog_mid/adder_32b_16_73_193fd0aec4515f7d505615a73cfdbd70.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_73_193fd0aec4515f7d505615a73cfdbd70_yosys.v
