
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.199603                       # Number of seconds simulated
sim_ticks                                199602568000                       # Number of ticks simulated
final_tick                               2390818786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52436                       # Simulator instruction rate (inst/s)
host_op_rate                                    91235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104663342                       # Simulator tick rate (ticks/s)
host_mem_usage                                2199940                       # Number of bytes of host memory used
host_seconds                                  1907.09                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173993441                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              3840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              2944                       # Number of bytes read from this memory
system.physmem.bytes_read::total                 6784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                 60                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                 46                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   106                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                19238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                14749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                   33988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           19238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              19238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               19238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               14749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                  33988                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        100.933270                       # Cycle average of tags in use
system.l2.total_refs                                0                       # Total number of references to valid blocks.
system.l2.sampled_refs                            101                       # Sample count of references to valid blocks.
system.l2.avg_refs                                  0                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst              59.953601                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              40.979669                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.058548                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.040019                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.098568                       # Average percentage of cache occupancy
system.l2.ReadReq_misses::cpu.inst                 60                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 41                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   101                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data                5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  46                       # number of demand (read+write) misses
system.l2.demand_misses::total                    106                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 60                       # number of overall misses
system.l2.overall_misses::cpu.data                 46                       # number of overall misses
system.l2.overall_misses::total                   106                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      3147500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      2148500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         5296000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data       269000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        269000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       3147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       2417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5565000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      3147500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      2417500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5565000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               60                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                60                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                46                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  106                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               60                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               46                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 106                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total                  1                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52458.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52402.439024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52435.643564                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        53800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53800                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52554.347826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        52500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52554.347826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        52500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst            60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              101                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              106                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      2408500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      1648500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      4057000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       207500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      2408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4264500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      2408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4264500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total             1                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40141.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40207.317073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40168.316832                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        41500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41500                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40141.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40347.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40231.132075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40141.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40347.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40231.132075                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                21240322                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21240322                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2069965                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15064397                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14931847                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.120111                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        399205136                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21957256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104331631                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21240322                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14931847                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      98350165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4139930                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              276819418                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  20479411                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                154295                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          399196804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.450933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.814830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                302289760     75.72%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13803016      3.46%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 83104028     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            399196804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053207                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.261348                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 82616988                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             218492291                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  70142367                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              25875190                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2069965                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              178302994                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2069965                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                103928487                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               179168701                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  38137014                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              75892636                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              177247624                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               34418552                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           237206006                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             445129866                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        445129866                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             232636639                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4569361                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 116290067                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             17718574                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4961335                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  175684406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 175623409                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          275972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       651693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     399196804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.439942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.644207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           257227502     64.44%     64.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           108315195     27.13%     91.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33654107      8.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       399196804                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            192027      0.11%      0.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             152779653     86.99%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17690394     10.07%     97.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4961335      2.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175623409                       # Type of FU issued
system.cpu.iq.rate                           0.439933                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          750443621                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         175960378                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    174388573                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              175431382                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       156908                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4917                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2069965                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                24625608                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               8192634                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           175684406                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1115998                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              17718574                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4961335                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4038483                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1584664                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       485301                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2069965                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             174400006                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17573099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1223402                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     22530104                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 21060097                       # Number of branches executed
system.cpu.iew.exec_stores                    4957005                       # Number of stores executed
system.cpu.iew.exec_rate                     0.436868                       # Inst execution rate
system.cpu.iew.wb_sent                      174388573                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     174388573                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  39902251                       # num instructions producing a value
system.cpu.iew.wb_consumers                  42953465                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.436840                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.928965                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1690963                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts           2069965                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    397126839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.438131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.645711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    257042117     64.73%     64.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    106176003     26.74%     91.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     33908719      8.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    397126839                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173993441                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22518084                       # Number of memory references committed
system.cpu.commit.loads                      17561666                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   21060097                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 173487666                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              33908719                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    538902524                       # The number of ROB reads
system.cpu.rob.rob_writes                   353438775                       # The number of ROB writes
system.cpu.timesIdled                              92                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            8332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173993441                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.992051                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.992051                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.250498                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.250498                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                376896106                       # number of integer regfile reads
system.cpu.int_regfile_writes               233041651                       # number of integer regfile writes
system.cpu.misc_regfile_reads                62806670                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 59.953597                       # Cycle average of tags in use
system.cpu.icache.total_refs                 20479346                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     60                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               341322.433333                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      59.953597                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.117097                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.117097                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     20479346                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20479346                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      20479346                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20479346                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     20479346                       # number of overall hits
system.cpu.icache.overall_hits::total        20479346                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total            65                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      3527500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3527500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      3527500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3527500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      3527500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3527500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     20479411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20479411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     20479411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20479411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     20479411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20479411                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54269.230769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54269.230769                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54269.230769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54269.230769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54269.230769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54269.230769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           60                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           60                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           60                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      3207500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3207500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      3207500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3207500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      3207500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3207500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53458.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53458.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53458.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53458.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53458.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53458.333333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                 45.979386                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 22528085                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               489740.978261                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      45.979386                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.089803                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.089803                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     17571672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17571672                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4956413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4956413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      22528085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22528085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22528085                       # number of overall hits
system.cpu.dcache.overall_hits::total        22528085                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           44                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           49                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           49                       # number of overall misses
system.cpu.dcache.overall_misses::total            49                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      2426500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2426500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       284000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       284000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      2710500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2710500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      2710500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2710500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17571716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17571716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     22528134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22528134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     22528134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22528134                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55147.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55147.727273                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        56800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        56800                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55316.326531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55316.326531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55316.326531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55316.326531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           46                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      2189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      2463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      2463500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2463500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53402.439024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53402.439024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        54800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54800                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53554.347826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53554.347826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53554.347826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53554.347826                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
