<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>HT32F5xxxx Standard Peripheral Firmware Library: system_ht32f5xxxx_10.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">HT32F5xxxx Standard Peripheral Firmware Library&#160;<span id="projectnumber">V1.9.1(7446)</span></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_186f3f9d84da791dcf8e4cefbc6f4ff1.html">project_template</a>      </li>
      <li class="navelem"><a class="el" href="dir_a10429daf1032a4faa4bc67bdcc3e1c0.html">IP</a>      </li>
      <li class="navelem"><a class="el" href="dir_667c46e165660af909f766b44154c92e.html">Example</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">project_template/IP/Example/system_ht32f5xxxx_10.c</div>  </div>
</div>
<div class="contents">
<a href="project__template_2_i_p_2_example_2system__ht32f5xxxx__10_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span><span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment"> * @file    library/Device/Holtek/HT32F5xxxx/Source/system_ht32f5xxxx_10.c</span>
<a name="l00003"></a>00003 <span class="comment"> * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Source File</span>
<a name="l00004"></a>00004 <span class="comment"> *          for the Holtek HT32F5xxxx Device Series</span>
<a name="l00005"></a>00005 <span class="comment"> * @version $Rev:: 6597         $</span>
<a name="l00006"></a>00006 <span class="comment"> * @date    $Date:: 2022-12-27 #$</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * @note</span>
<a name="l00009"></a>00009 <span class="comment"> * Copyright (C) Holtek Semiconductor Inc. All rights reserved.</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> * @par</span>
<a name="l00012"></a>00012 <span class="comment"> * ARM Limited (ARM) supplies this software for Cortex-M processor-based</span>
<a name="l00013"></a>00013 <span class="comment"> * microcontrollers. This file can be freely distributed within development</span>
<a name="l00014"></a>00014 <span class="comment"> * tools that are supporting such ARM based processors.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * @par</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED &quot;AS IS&quot;.  NO WARRANTIES, WHETHER EXPRESS, IMPLIED</span>
<a name="l00018"></a>00018 <span class="comment"> * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF</span>
<a name="l00019"></a>00019 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.</span>
<a name="l00020"></a>00020 <span class="comment"> * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR</span>
<a name="l00021"></a>00021 <span class="comment"> * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</span>
<a name="l00022"></a>00022 <span class="comment"> *</span>
<a name="l00023"></a>00023 <span class="comment"> ******************************************************************************/</span>
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 <span class="comment">// Supported Device</span>
<a name="l00026"></a>00026 <span class="comment">// ========================================</span>
<a name="l00027"></a>00027 <span class="comment">//   HT32F61244, HT32F61245</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="comment">//#define USE_HT32F61244_45</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup CMSIS</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">/** @addtogroup HT32F5xxxx_system HT32F5xxxx System</span>
<a name="l00036"></a>00036 <span class="comment">  * @{</span>
<a name="l00037"></a>00037 <span class="comment">  */</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="ht32f5xxxx__01_8h.html" title="CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.">ht32f5xxxx_01.h</a>&quot;</span>
<a name="l00041"></a>00041 <span class="comment"></span>
<a name="l00042"></a>00042 <span class="comment">/** @addtogroup HT32F5xxxx_System_Private_Defines</span>
<a name="l00043"></a>00043 <span class="comment">  * @{</span>
<a name="l00044"></a>00044 <span class="comment">  */</span>
<a name="l00045"></a>00045 <span class="comment">/*</span>
<a name="l00046"></a>00046 <span class="comment">//-------- &lt;&lt;&lt; Use Configuration Wizard in Context Menu &gt;&gt;&gt; ------------------</span>
<a name="l00047"></a>00047 <span class="comment">*/</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="comment">/*--------------------- Clock Configuration ----------------------------------</span>
<a name="l00050"></a>00050 <span class="comment">//</span>
<a name="l00051"></a>00051 <span class="comment">//    &lt;q1&gt; Enable High Speed External Crystal Oscillator (HSE)</span>
<a name="l00052"></a>00052 <span class="comment">//          &lt;i&gt; Default HSE = DISABLE</span>
<a name="l00053"></a>00053 <span class="comment">//</span>
<a name="l00054"></a>00054 <span class="comment">//    &lt;e3&gt; Enable PLL</span>
<a name="l00055"></a>00055 <span class="comment">//                &lt;i&gt; Default PLL = DISABLE</span>
<a name="l00056"></a>00056 <span class="comment">//                &lt;i&gt; PLL Out = (((HSE or HSI) / SRC_DIV) x NF2 ) / NO2</span>
<a name="l00057"></a>00057 <span class="comment">//        &lt;o4&gt;  PLL Clock Source</span>
<a name="l00058"></a>00058 <span class="comment">//                &lt;0=&gt; CK_HSE</span>
<a name="l00059"></a>00059 <span class="comment">//                &lt;1=&gt; CK_HSI</span>
<a name="l00060"></a>00060 <span class="comment">//                &lt;i&gt; Default PLL clock source = CK_HSI</span>
<a name="l00061"></a>00061 <span class="comment">//                &lt;i&gt; PLL source clock must be in the range of 4 MHz to 16 MHz</span>
<a name="l00062"></a>00062 <span class="comment">//        &lt;o5&gt;  PLL Clock Source Divider (SRC_DIV)</span>
<a name="l00063"></a>00063 <span class="comment">//                &lt;0=&gt; 1</span>
<a name="l00064"></a>00064 <span class="comment">//                &lt;1=&gt; 2</span>
<a name="l00065"></a>00065 <span class="comment">//                &lt;i&gt; PLL input clock = PLL Clock Source / (SRC_DIV)</span>
<a name="l00066"></a>00066 <span class="comment">//        &lt;o6&gt;  PLL Feedback Clock Divider (NF2): 1 ~ 16</span>
<a name="l00067"></a>00067 <span class="comment">//                &lt;1-16:1&gt;</span>
<a name="l00068"></a>00068 <span class="comment">//                &lt;i&gt; PLL feedback clock = PLL input clock x NF2</span>
<a name="l00069"></a>00069 <span class="comment">//                &lt;i&gt; PLL feedback clock must be in the range of 24 MHz to 48 MHz</span>
<a name="l00070"></a>00070 <span class="comment">//        &lt;o7&gt;  PLL Output Clock Divider (NO2)</span>
<a name="l00071"></a>00071 <span class="comment">//                &lt;0=&gt; 1</span>
<a name="l00072"></a>00072 <span class="comment">//                &lt;1=&gt; 2</span>
<a name="l00073"></a>00073 <span class="comment">//                &lt;2=&gt; 4</span>
<a name="l00074"></a>00074 <span class="comment">//                &lt;3=&gt; 8</span>
<a name="l00075"></a>00075 <span class="comment">//                &lt;i&gt; PLL output clock = PLL feedback clock / NO2</span>
<a name="l00076"></a>00076 <span class="comment">//                &lt;i&gt; PLL output clock must be in the range of 4 MHz to 48 MHz</span>
<a name="l00077"></a>00077 <span class="comment">//    &lt;/e&gt;</span>
<a name="l00078"></a>00078 <span class="comment">//</span>
<a name="l00079"></a>00079 <span class="comment">//    &lt;h&gt; SystemCoreClock Configuration (CK_AHB)</span>
<a name="l00080"></a>00080 <span class="comment">//      &lt;o8&gt;    SystemCoreClock Source</span>
<a name="l00081"></a>00081 <span class="comment">//                &lt;1=&gt; CK_PLL</span>
<a name="l00082"></a>00082 <span class="comment">//                &lt;2=&gt; CK_HSE</span>
<a name="l00083"></a>00083 <span class="comment">//                &lt;3=&gt; CK_HSI</span>
<a name="l00084"></a>00084 <span class="comment">//                &lt;7=&gt; CK_LSI</span>
<a name="l00085"></a>00085 <span class="comment">//                &lt;i&gt; Default SystemCoreClock source = CK_HSI</span>
<a name="l00086"></a>00086 <span class="comment">//      &lt;o9&gt;   SystemCoreClock Source Divider</span>
<a name="l00087"></a>00087 <span class="comment">//                &lt;0=&gt; 1</span>
<a name="l00088"></a>00088 <span class="comment">//                &lt;1=&gt; 2</span>
<a name="l00089"></a>00089 <span class="comment">//                &lt;2=&gt; 4</span>
<a name="l00090"></a>00090 <span class="comment">//                &lt;3=&gt; 8</span>
<a name="l00091"></a>00091 <span class="comment">//                &lt;4=&gt; 16</span>
<a name="l00092"></a>00092 <span class="comment">//                &lt;5=&gt; 32</span>
<a name="l00093"></a>00093 <span class="comment">//                &lt;i&gt; Default SystemCoreClock source divider = 1</span>
<a name="l00094"></a>00094 <span class="comment">//    &lt;/h&gt;</span>
<a name="l00095"></a>00095 <span class="comment">//</span>
<a name="l00096"></a>00096 <span class="comment">//    &lt;h&gt; FLASH Configuration</span>
<a name="l00097"></a>00097 <span class="comment">//      &lt;o10&gt;   Wait state</span>
<a name="l00098"></a>00098 <span class="comment">//                &lt;0=&gt; 0 WS</span>
<a name="l00099"></a>00099 <span class="comment">//                &lt;1=&gt; 1 WS</span>
<a name="l00100"></a>00100 <span class="comment">//                &lt;2=&gt; 2 WS</span>
<a name="l00101"></a>00101 <span class="comment">//                &lt;9=&gt; AUTO</span>
<a name="l00102"></a>00102 <span class="comment">//                &lt;i&gt;   0 WS:  1 kHz &lt;= CK_AHB &lt;= 20 MHz</span>
<a name="l00103"></a>00103 <span class="comment">//                &lt;i&gt;   1 WS: 20 MHz &lt;  CK_AHB &lt;= 40 MHz</span>
<a name="l00104"></a>00104 <span class="comment">//                &lt;i&gt;   2 WS: 40 MHz &lt;  CK_AHB &lt;= 48 MHz</span>
<a name="l00105"></a>00105 <span class="comment">//      &lt;q11&gt;   Pre-fetch Buffer Enable</span>
<a name="l00106"></a>00106 <span class="comment">//                &lt;i&gt; Default pre-fetch buffer = ENABLE</span>
<a name="l00107"></a>00107 <span class="comment">//    &lt;/h&gt;</span>
<a name="l00108"></a>00108 <span class="comment">*/</span>
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="comment">/* !!! NOTICE !!!</span>
<a name="l00111"></a>00111 <span class="comment">   HSI must keep turn on when doing the Flash operation (Erase/Program).</span>
<a name="l00112"></a>00112 <span class="comment">*/</span>
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <span class="comment">/* !!! NOTICE !!!</span>
<a name="l00115"></a>00115 <span class="comment"> * How to adjust the value of High Speed External oscillator (HSE)?</span>
<a name="l00116"></a>00116 <span class="comment">   The default value of HSE is define by &quot;HSE_VALUE&quot; in &quot;ht32fxxxxx_nn.h&quot;.</span>
<a name="l00117"></a>00117 <span class="comment">   If your board uses a different HSE speed, please add a new compiler preprocessor</span>
<a name="l00118"></a>00118 <span class="comment">   C define, &quot;HSE_VALUE=n000000&quot; (&quot;n&quot; represents n MHz) in the toolchain/IDE,</span>
<a name="l00119"></a>00119 <span class="comment">   or edit the &quot;HSE_VALUE&quot; in the &quot;ht32f5xxxx_conf.h&quot; file.</span>
<a name="l00120"></a>00120 <span class="comment">   Take Keil MDK-ARM for instance, to set HSE as 16 MHz:</span>
<a name="l00121"></a>00121 <span class="comment">   &quot;Option of Taret -&gt; C/C++ &gt; Preprocessor Symbols&quot;</span>
<a name="l00122"></a>00122 <span class="comment">      Define: USE_HT32_DRIVER, USE_HT32Fxxxxx_SK, USE_HT32Fxxxxx_xx, USE_MEM_HT32Fxxxxx, HSE_VALUE=16000000</span>
<a name="l00123"></a>00123 <span class="comment">                                                                                         ^^ Add &quot;HSE_VALUE&quot;</span>
<a name="l00124"></a>00124 <span class="comment">                                                                                            define as above.</span>
<a name="l00125"></a>00125 <span class="comment">*/</span>
<a name="l00126"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga5668a4ab7f84116fdd6899354d45fe1c">00126</a> <span class="preprocessor">#define HSI_ENABLE        (1)     </span><span class="comment">/*!&lt; 0: DISABLE,  1: ENABLE                                               */</span>
<a name="l00127"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga75ac4e54063c3ab2af0344aaeee19970">00127</a> <span class="preprocessor">#define HSE_ENABLE        (1)     </span><span class="comment">/*!&lt; 0: DISABLE,  1: ENABLE                                               */</span>
<a name="l00128"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga11adab9560862a55c661b1a86aa38601">00128</a> <span class="preprocessor">#define LSI_ENABLE        (1)     </span><span class="comment">/*!&lt; 0: DISABLE,  1: ENABLE                                               */</span>
<a name="l00129"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga9a5ad2abdb35e9541d6596722869220c">00129</a> <span class="preprocessor">#define PLL_ENABLE        (1)     </span><span class="comment">/*!&lt; 0: DISABLE,  1: ENABLE                                               */</span>
<a name="l00130"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gaf12d33d06e7678f62ef751cbb49a85eb">00130</a> <span class="preprocessor">#define PLL_CLK_SRC       (0)     </span><span class="comment">/*!&lt; 0: HSE,      1: HSI                                                  */</span>
<a name="l00131"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga5989751c89ac18d112b82dc7a0641e47">00131</a> <span class="preprocessor">#define PLL_CLK_SRC_DIV   (0)     </span><span class="comment">/*!&lt; 0: DIV1,     1: DIV2                                                 */</span>
<a name="l00132"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gae1165c5e911def73fb0ed4f64848472d">00132</a> <span class="preprocessor">#define PLL_NF2_DIV       (4)     </span><span class="comment">/*!&lt; 1~16: DIV1~DIV16                                                     */</span>
<a name="l00133"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga7d23f7ca81611a2fcbd58373b92095eb">00133</a> <span class="preprocessor">#define PLL_NO2_DIV       (0)     </span><span class="comment">/*!&lt; 0: DIV1,     1: DIV2,   2: DIV4,   3: DIV8                           */</span>
<a name="l00134"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga36883cf9711781cc5360c605bd4e81df">00134</a> <span class="preprocessor">#define HCLK_SRC          (1)     </span><span class="comment">/*!&lt; 0: PLL,      1: PLL,    2: HSE,    3: HSI                7: LSI      */</span>
<a name="l00135"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga92c57ed0d53c5ec0c829a35362180860">00135</a> <span class="preprocessor">#define HCLK_DIV          (0)     </span><span class="comment">/*!&lt; 0: DIV1,     1: DIV2,   2: DIV4,   3: DIV8,   4: DIV16,  5: DIV32    */</span>
<a name="l00136"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga1ab7cc6b9a69f3623f73926c89e5a269">00136</a> <span class="preprocessor">#define WAIT_STATE        (9)     </span><span class="comment">/*!&lt; 0: WS = 0,   1: WS = 1, 2: WS = 2,            9: AUTO                */</span>
<a name="l00137"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gafb0fa023cab1dc343adb2f8d7816fcfe">00137</a> <span class="preprocessor">#define PRE_FETCH_ENABLE  (1)     </span><span class="comment">/*!&lt; 0: DISABLE,  1: ENABLE                                               */</span>
<a name="l00138"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga42ff1439feab86b1175afd4997357e89">00138</a> <span class="preprocessor">#define DEINIT_ENABLE     (1)     </span><span class="comment">/* Set 0 for reduce code size                                             */</span>
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 <span class="comment">/*----------------------------------------------------------------------------------------------------------*/</span>
<a name="l00141"></a>00141 <span class="comment">/* PLL Out = (((HSE or HSI) / (PLL_CLK_SRC_DIV + 1)) x PLL_NF2) / PLL_NO2                                   */</span>
<a name="l00142"></a>00142 <span class="comment">/*----------------------------------------------------------------------------------------------------------*/</span>
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 
<a name="l00145"></a>00145 <span class="comment">/*--------------------- WDT Configuration ----------------------------------</span>
<a name="l00146"></a>00146 <span class="comment">//</span>
<a name="l00147"></a>00147 <span class="comment">//    &lt;e0&gt; Enable WDT Configuration</span>
<a name="l00148"></a>00148 <span class="comment">//      &lt;o1&gt; WDT Prescaler Selection</span>
<a name="l00149"></a>00149 <span class="comment">//           &lt;0=&gt; CK_WDT / 1</span>
<a name="l00150"></a>00150 <span class="comment">//           &lt;1=&gt; CK_WDT / 2</span>
<a name="l00151"></a>00151 <span class="comment">//           &lt;2=&gt; CK_WDT / 4</span>
<a name="l00152"></a>00152 <span class="comment">//           &lt;3=&gt; CK_WDT / 8</span>
<a name="l00153"></a>00153 <span class="comment">//           &lt;4=&gt; CK_WDT / 16</span>
<a name="l00154"></a>00154 <span class="comment">//           &lt;5=&gt; CK_WDT / 32</span>
<a name="l00155"></a>00155 <span class="comment">//           &lt;6=&gt; CK_WDT / 64</span>
<a name="l00156"></a>00156 <span class="comment">//           &lt;7=&gt; CK_WDT / 128</span>
<a name="l00157"></a>00157 <span class="comment">//      &lt;o2&gt; WDT Reload Value &lt;1-4095:1&gt;</span>
<a name="l00158"></a>00158 <span class="comment">//      &lt;q3&gt; Enable WDT Reset function</span>
<a name="l00159"></a>00159 <span class="comment">//      &lt;o4&gt; WDT Sleep Halt mode</span>
<a name="l00160"></a>00160 <span class="comment">//           &lt;0=&gt; No halt</span>
<a name="l00161"></a>00161 <span class="comment">//           &lt;1=&gt; Halt in DeepSleep1</span>
<a name="l00162"></a>00162 <span class="comment">//           &lt;2=&gt; Halt in Sleep &amp; DeepSleep1</span>
<a name="l00163"></a>00163 <span class="comment">//   &lt;/e&gt;</span>
<a name="l00164"></a>00164 <span class="comment">*/</span>
<a name="l00165"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga5c281603f24ccb7c38f4b2155b02cad5">00165</a> <span class="preprocessor">#define WDT_ENABLE        (0)     </span><span class="comment">/*!&lt; 0: DISABLE,  1: ENABLE                                               */</span>
<a name="l00166"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gacff01a05872ebbbd839c6e219d0104b7">00166</a> <span class="preprocessor">#define WDT_PRESCALER     (5)     </span><span class="comment">/*!&lt; 0: 1/1, 1: 1/2, 2: 1/4, 3: 1/8, 4: 1/16, 5: 1/32, 6: 1/64, 7: 1/128  */</span>
<a name="l00167"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga4357703dea6d787677fe97a09f5d5909">00167</a> <span class="preprocessor">#define WDT_RELOAD        (2000)  </span><span class="comment">/*!&lt; 0 ~ 4095, 12 bit                                                     */</span>
<a name="l00168"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga1b955d6cbcf5c0216e2695602faf1ecb">00168</a> <span class="preprocessor">#define WDT_RESET_ENABLE  (1)     </span><span class="comment">/*!&lt; 0: No Reset, 1: Reset when WDT over flow                             */</span>
<a name="l00169"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gac4fcc0842657bbd17f93def2f9bdb854">00169</a> <span class="preprocessor">#define WDT_SLEEP_HALT    (2)     </span><span class="comment">/*!&lt; 0: No halt,  1: Halt in DeepSleep1, 2: Halt in Sleep &amp; DeepSleep1    */</span>
<a name="l00170"></a>00170 <span class="comment"></span>
<a name="l00171"></a>00171 <span class="comment">/**</span>
<a name="l00172"></a>00172 <span class="comment"> * @brief Check HSI frequency</span>
<a name="l00173"></a>00173 <span class="comment"> */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#if (HSI_VALUE != 8000000UL)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;CK_HSI clock issue: must be 8 MHz!&quot;</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00178"></a>00178 <span class="comment">/**</span>
<a name="l00179"></a>00179 <span class="comment"> * @brief Check HSE frequency</span>
<a name="l00180"></a>00180 <span class="comment"> */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#if ((HSE_VALUE &lt; 4000000UL) || (HSE_VALUE &gt; 16000000UL))</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;CK_HSE clock issue: must be in the range of 4 MHz to 16 MHz!&quot;</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00185"></a>00185 <span class="comment">/**</span>
<a name="l00186"></a>00186 <span class="comment"> * @brief Check LSI frequency</span>
<a name="l00187"></a>00187 <span class="comment"> */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#if (LSI_VALUE != 32000UL)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;CK_LSI clock issue: must be 32 kHz!&quot;</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">/**</span>
<a name="l00193"></a>00193 <span class="comment"> * @brief CK_PLL definition</span>
<a name="l00194"></a>00194 <span class="comment"> */</span>
<a name="l00195"></a>00195 <span class="preprocessor">#if (PLL_ENABLE == 1)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>  <span class="comment">/* Get CK_VCO frequency                                                                                   */</span>
<a name="l00197"></a>00197 <span class="preprocessor">  #if (PLL_CLK_SRC == 1)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">    #if (HSI_ENABLE == 0)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;CK_PLL clock source issue: HSI has not been enabled&quot;</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">      #define __CK_VCO    ((HSI_VALUE &gt;&gt; PLL_CLK_SRC_DIV) * PLL_NF2_DIV)   </span><span class="comment">/*!&lt; Select HSI as PLL source    */</span>
<a name="l00202"></a>00202 <span class="preprocessor">    #endif</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">    #if (HSE_ENABLE == 0)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;CK_PLL clock source issue: HSE has not been enabled!&quot;</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00207"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga57beb4dc6339ee0d595d0021b4ef009e">00207</a> <span class="preprocessor"></span><span class="preprocessor">      #define __CK_VCO    ((HSE_VALUE &gt;&gt; PLL_CLK_SRC_DIV) * PLL_NF2_DIV)  </span><span class="comment">/*!&lt; Select HSE as PLL source     */</span>
<a name="l00208"></a>00208 <span class="preprocessor">    #endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gae51b584966e0908ac21264aae1c85e18">00211</a> <span class="preprocessor">  #define VCO_MIN 24000000UL</span>
<a name="l00212"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga26bfc2c546a04688c33f6ea3f30fb974">00212</a> <span class="preprocessor"></span><span class="preprocessor">  #define VCO_MAX 48000000UL</span>
<a name="l00213"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gad7a6a3ee49bef96e4657d99e56ddc2ea">00213</a> <span class="preprocessor"></span><span class="preprocessor">  #define PLL_MIN  4000000UL</span>
<a name="l00214"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga3c8203d258088825d81cfc9f433ae139">00214</a> <span class="preprocessor"></span><span class="preprocessor">  #define PLL_MAX 48000000UL</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216   <span class="comment">/* Check CK_VCO frequency                                                                                 */</span>
<a name="l00217"></a>00217 <span class="preprocessor">  #if ((__CK_VCO &lt; VCO_MIN) || (__CK_VCO &gt; VCO_MAX))</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;CK_VCO clock issue: must be in the range!&quot;</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gaf66693e3338cbeecff98dfec193d8347">00221</a> <span class="preprocessor">  #define __CK_PLL    (__CK_VCO &gt;&gt; PLL_NO2_DIV)                 </span><span class="comment">/*!&lt; Get CK_PLL frequency                   */</span>
<a name="l00222"></a>00222 
<a name="l00223"></a>00223   <span class="comment">/* Check CK_PLL frequency                                                                                 */</span>
<a name="l00224"></a>00224 <span class="preprocessor">  #if ((__CK_PLL &lt; PLL_MIN) || (__CK_PLL &gt; PLL_MAX))</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;CK_PLL clock issue: must be in the range!&quot;</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">/**</span>
<a name="l00230"></a>00230 <span class="comment"> * @brief CK_SYS definition</span>
<a name="l00231"></a>00231 <span class="comment"> */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#if (HCLK_SRC == 1)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">  #if (PLL_ENABLE == 1)</span>
<a name="l00234"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga3d61698d663b3c645a4df51846c67bca">00234</a> <span class="preprocessor"></span><span class="preprocessor">    #define __CK_SYS    __CK_PLL              </span><span class="comment">/*!&lt; Select PLL as CK_SYS source                              */</span>
<a name="l00235"></a>00235 <span class="preprocessor">  #else</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;CK_SYS clock source issue: PLL is not enable!&quot;</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#elif (HCLK_SRC == 2)</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">  #if (HSE_ENABLE == 1)</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">    #define __CK_SYS    HSE_VALUE             </span><span class="comment">/*!&lt; Select HSE as CK_SYS source                              */</span>
<a name="l00241"></a>00241 <span class="preprocessor">  #else</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;CK_SYS clock source issue: HSE is not enable!&quot;</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#elif (HCLK_SRC == 3)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">  #if (HSI_ENABLE == 1)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">    #define __CK_SYS    HSI_VALUE             </span><span class="comment">/*!&lt; Select HSI as CK_SYS source                              */</span>
<a name="l00247"></a>00247 <span class="preprocessor">  #else</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;CK_SYS clock source issue: HSI is not enable!&quot;</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#elif (HCLK_SRC == 7)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">  #if (LSI_ENABLE == 1)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">    #define __CK_SYS    LSI_VALUE             </span><span class="comment">/*!&lt; Select LSI as CK_SYS source                              */</span>
<a name="l00253"></a>00253 <span class="preprocessor">  #else</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;CK_SYS clock source issue: LSI is not enable!&quot;</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;CK_SYS clock source issue: No clock source is selected!&quot;</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00260"></a>00260 <span class="comment">/**</span>
<a name="l00261"></a>00261 <span class="comment"> * @brief CK_AHB definition</span>
<a name="l00262"></a>00262 <span class="comment"> */</span>
<a name="l00263"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga48bfa43ea94f90b15e62269ff39e7628">00263</a> <span class="preprocessor">#define __CK_AHB    (__CK_SYS &gt;&gt; HCLK_DIV)    </span><span class="comment">/*!&lt; Get CK_AHB frequency                                     */</span>
<a name="l00264"></a>00264 
<a name="l00265"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gae8b6eba7d3582c93ec38665c667eb66c">00265</a> <span class="preprocessor">#define CKAHB_MIN 1000UL</span>
<a name="l00266"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga4f14716c4b35ddc6413b3199d0e92ea6">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define CKAHB_MAX 48000000UL</span>
<a name="l00267"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga60993a6e31bbb33c4a24c44b37aa43f9">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define WS0_CLK   20000000UL</span>
<a name="l00268"></a><a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga2737ea30a65d9f4e59e97b1916220c13">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define WS1_CLK   40000000UL</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>
<a name="l00270"></a>00270 <span class="comment">/* Check CK_AHB frequency                                                                                   */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#if ((__CK_AHB &lt; CKAHB_MIN) || (__CK_AHB &gt; CKAHB_MAX))</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;CK_AHB clock issue: must be in the range!&quot;</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a>00275 <span class="comment">/* Check FLASH wait-state setting                                                                           */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#if ((__CK_AHB &gt; WS1_CLK) &amp;&amp; (WAIT_STATE &lt; 2) || \</span>
<a name="l00277"></a>00277 <span class="preprocessor">     (__CK_AHB &gt; WS0_CLK) &amp;&amp; (WAIT_STATE &lt; 1))</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;FLASH wait state configuration issue!&quot;</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00281"></a>00281 <span class="comment">  * @}</span>
<a name="l00282"></a>00282 <span class="comment">  */</span>
<a name="l00283"></a>00283 <span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">/** @addtogroup HT32F5xxxx_System_Private_Variables</span>
<a name="l00285"></a>00285 <span class="comment">  * @{</span>
<a name="l00286"></a>00286 <span class="comment">  */</span>
<a name="l00287"></a><a class="code" href="group___h_t32_f5xxxx___system___private___variables.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">00287</a> __IO uint32_t <a class="code" href="group___h_t32_f0006___system___exported__types.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">SystemCoreClock</a> = <a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga48bfa43ea94f90b15e62269ff39e7628" title="CK_AHB definition.">__CK_AHB</a>;   <span class="comment">/*!&lt; SystemCoreClock = CK_AHB                                   */</span><span class="comment"></span>
<a name="l00288"></a>00288 <span class="comment">/**</span>
<a name="l00289"></a>00289 <span class="comment">  * @}</span>
<a name="l00290"></a>00290 <span class="comment">  */</span>
<a name="l00291"></a>00291 <span class="comment"></span>
<a name="l00292"></a>00292 <span class="comment">/** @addtogroup HT32F5xxxx_System_Private_Functions</span>
<a name="l00293"></a>00293 <span class="comment">  * @{</span>
<a name="l00294"></a>00294 <span class="comment">  */</span>
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">/**</span>
<a name="l00297"></a>00297 <span class="comment">  * @brief  Setup the microcontroller system.</span>
<a name="l00298"></a>00298 <span class="comment">  *         Initializes the system clocks and the embedded Flash.</span>
<a name="l00299"></a>00299 <span class="comment">  * @note   This function should be used after reset.</span>
<a name="l00300"></a>00300 <span class="comment">  * @retval None</span>
<a name="l00301"></a>00301 <span class="comment">  */</span>
<a name="l00302"></a>00302 <span class="keywordtype">void</span> <a class="code" href="group___h_t32_f0006___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system. Initializes the system clocks and the embedded Flash.">SystemInit</a>(<span class="keywordtype">void</span>)
<a name="l00303"></a>00303 {
<a name="l00304"></a>00304 <span class="preprocessor">#if (WDT_ENABLE == 1)</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;APBCCR1 |= (0x1 &lt;&lt; 4);
<a name="l00306"></a>00306   <a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">HT_WDT</a>-&gt;PR = 0x35CA;
<a name="l00307"></a>00307   <a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">HT_WDT</a>-&gt;MR0 = 0;
<a name="l00308"></a>00308   <a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">HT_WDT</a>-&gt;MR1 = ((<a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">HT_WDT</a>-&gt;MR1 &amp; 0xFFF) | (<a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gacff01a05872ebbbd839c6e219d0104b7">WDT_PRESCALER</a> &lt;&lt; 12));
<a name="l00309"></a>00309   <a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">HT_WDT</a>-&gt;MR0 = <a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga4357703dea6d787677fe97a09f5d5909">WDT_RELOAD</a> | (<a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga1b955d6cbcf5c0216e2695602faf1ecb">WDT_RESET_ENABLE</a> &lt;&lt; 13) | (<a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gac4fcc0842657bbd17f93def2f9bdb854">WDT_SLEEP_HALT</a> &lt;&lt; 14) | (0x1 &lt;&lt; 16);
<a name="l00310"></a>00310   <a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">HT_WDT</a>-&gt;CR = 0x5FA00001;
<a name="l00311"></a>00311 <span class="preprocessor">#else</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">  #if (DEINIT_ENABLE == 1)</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s.html#ga49ec60dc399ff0a11718d545acc9254c">HT_RSTCU</a>-&gt;APBPRST1 = (1 &lt;&lt; 4);
<a name="l00314"></a>00314 <span class="preprocessor">  #endif</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00317"></a>00317   <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;APBCCR1), 6);                       <span class="comment">/* enable VDD power domain register clock   */</span>
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="preprocessor">  #if (DEINIT_ENABLE == 1)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>  <span class="comment">/* De-init the setting                                                                                    */</span>
<a name="l00321"></a>00321   <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;AHBCCR), 11);                     <span class="comment">/* disable IP who may use PLL as source     */</span>
<a name="l00322"></a>00322   <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR), 11);                         <span class="comment">/* enable HSI                               */</span>
<a name="l00323"></a>00323   <span class="keywordflow">while</span> (!<a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">GetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCSR), 3));                 <span class="comment">/* wait for HSI ready                       */</span>
<a name="l00324"></a>00324   <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR = ((<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR &amp; ~7UL) | 3UL);               <span class="comment">/* select CK_SYS source                     */</span>
<a name="l00325"></a>00325   <span class="keywordflow">while</span> ((<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;CKST &amp; 7UL) != 3UL);                         <span class="comment">/* wait for clock switch complete           */</span>
<a name="l00326"></a>00326   <a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR = (((<a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR) &amp; ~7UL) | 1UL);           <span class="comment">/* set Wait State as 0 WS                   */</span>
<a name="l00327"></a>00327   <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;AHBCFGR = 0;                                         <span class="comment">/* set CK_AHB prescaler                     */</span>
<a name="l00328"></a>00328   <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR), 9);                        <span class="comment">/* disable PLL                              */</span>
<a name="l00329"></a>00329   <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCFGR), 8);                         <span class="comment">/* select PLL source as HSI                 */</span>
<a name="l00330"></a>00330 <span class="preprocessor">  #endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>
<a name="l00332"></a>00332   <span class="comment">/* HSE initiation                                                                                         */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#if (HSE_ENABLE == 1)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>  <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR), 10);                         <span class="comment">/* enable HSE                               */</span>
<a name="l00335"></a>00335   <span class="keywordflow">while</span> (!<a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">GetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCSR), 2)){};               <span class="comment">/* wait for HSE ready                       */</span>
<a name="l00336"></a>00336 <span class="preprocessor">#endif</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>
<a name="l00338"></a>00338   <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;APBCCR1), 6);                     <span class="comment">/* disable VDD power domain register clock  */</span>
<a name="l00339"></a>00339 
<a name="l00340"></a>00340   <span class="comment">/* LSI initiation                                                                                         */</span>
<a name="l00341"></a>00341 <span class="preprocessor">#if (HCLK_SRC == 7)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>  <span class="keywordflow">while</span> (!<a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">GetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCSR), 5)){};               <span class="comment">/* wait for LSI ready                       */</span>
<a name="l00343"></a>00343 <span class="preprocessor">#endif</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>
<a name="l00345"></a>00345   <span class="comment">/* PLL initiation                                                                                         */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#if (PLL_ENABLE == 1)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR = ((<a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#gae1165c5e911def73fb0ed4f64848472d">PLL_NF2_DIV</a> &amp; 0x0F) &lt;&lt; 23) | (<a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga7d23f7ca81611a2fcbd58373b92095eb">PLL_NO2_DIV</a> &lt;&lt; 21);  <span class="comment">/* set PLL divider                */</span>
<a name="l00348"></a>00348 
<a name="l00349"></a>00349 <span class="preprocessor">  #if (PLL_CLK_SRC_DIV == 1)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>    <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR), 28);                    <span class="comment">/* set PLL clock source divider             */</span>
<a name="l00351"></a>00351 <span class="preprocessor">  #else</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>    <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR), 28);                  <span class="comment">/* reset PLL clock source divider           */</span>
<a name="l00353"></a>00353 <span class="preprocessor">  #endif</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>
<a name="l00355"></a>00355 <span class="preprocessor">  #if (PLL_CLK_SRC == 0)</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span>    <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCFGR), 8);                     <span class="comment">/* select PLL source as HSE                 */</span>
<a name="l00357"></a>00357 <span class="preprocessor">  #else</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span>    <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCFGR), 8);                       <span class="comment">/* select PLL source as HSI                 */</span>
<a name="l00359"></a>00359 <span class="preprocessor">  #endif</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>
<a name="l00361"></a>00361   <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR), 9);                          <span class="comment">/* enable PLL                               */</span>
<a name="l00362"></a>00362   <span class="keywordflow">while</span> (!<a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">GetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCSR), 1)){};               <span class="comment">/* wait for PLL ready                       */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>
<a name="l00365"></a>00365   <span class="comment">/* CK_AHB initiation                                                                                      */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#if (WAIT_STATE == 9)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">  #if (__CK_AHB &gt; WS1_CLK)</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>    <a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR = (((<a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR) &amp; ~7UL) | 3UL);         <span class="comment">/* auto-select wait state                   */</span>
<a name="l00369"></a>00369 <span class="preprocessor">  #elif (__CK_AHB &gt; WS0_CLK)</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span>    <a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR = (((<a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR) &amp; ~7UL) | 2UL);         <span class="comment">/* auto-select wait state                   */</span>
<a name="l00371"></a>00371 <span class="preprocessor">  #endif</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR = (((<a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR) &amp; ~7UL) | (<a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga1ab7cc6b9a69f3623f73926c89e5a269">WAIT_STATE</a> + 1));        <span class="comment">/* manual wait state              */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>
<a name="l00376"></a>00376   <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;AHBCFGR = <a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga92c57ed0d53c5ec0c829a35362180860">HCLK_DIV</a>;                                  <span class="comment">/* set CK_AHB prescaler                     */</span>
<a name="l00377"></a>00377   <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR = ((<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR &amp; ~7UL) | <a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga36883cf9711781cc5360c605bd4e81df">HCLK_SRC</a>);          <span class="comment">/* select CK_SYS source                     */</span>
<a name="l00378"></a>00378   <span class="keywordflow">while</span> ((<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;CKST &amp; 7UL) != <a class="code" href="group___h_t32_f5xxxx___system___private___defines.html#ga36883cf9711781cc5360c605bd4e81df">HCLK_SRC</a>);                    <span class="comment">/* wait for clock switch complete           */</span>
<a name="l00379"></a>00379 
<a name="l00380"></a>00380   <span class="comment">/* Pre-fetch buffer configuration                                                                         */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#if (PRE_FETCH_ENABLE == 0)</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>  <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR), 4);               <span class="comment">/* 0: pre-fetch disable, 1: pre-fetch enable        */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#else</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>  <a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">SetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">HT_FLASH</a>-&gt;CFCR), 4);                 <span class="comment">/* 0: pre-fetch disable, 1: pre-fetch enable        */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#endif</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>
<a name="l00387"></a>00387   <span class="comment">/* HSE power down                                                                                         */</span>
<a name="l00388"></a>00388 <span class="preprocessor">#if ((HSE_ENABLE == 0) &amp;&amp; (HCLK_SRC != 2) &amp;&amp; ((PLL_ENABLE == 0) || (PLL_CLK_SRC == 1)))</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>  <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR), 10);
<a name="l00390"></a>00390 <span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>
<a name="l00392"></a>00392   <span class="comment">/* HSI power down                                                                                         */</span>
<a name="l00393"></a>00393 <span class="preprocessor">#if ((HSI_ENABLE == 0) &amp;&amp; (HCLK_SRC != 3) &amp;&amp; ((PLL_ENABLE == 0) || (PLL_CLK_SRC == 0)))</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span>  <a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">ResetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCCR), 11);
<a name="l00395"></a>00395 <span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>}
<a name="l00397"></a>00397 <span class="comment"></span>
<a name="l00398"></a>00398 <span class="comment">/**</span>
<a name="l00399"></a>00399 <span class="comment">  * @brief  Update SystemCoreClock</span>
<a name="l00400"></a>00400 <span class="comment">  * @retval None</span>
<a name="l00401"></a>00401 <span class="comment">  */</span>
<a name="l00402"></a>00402 <span class="keywordtype">void</span> <a class="code" href="group___h_t32_f0006___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock.">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)
<a name="l00403"></a>00403 {
<a name="l00404"></a>00404   <a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> SystemCoreClockDiv = <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;AHBCFGR &amp; 7UL;
<a name="l00405"></a>00405   <a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> PllSourceClockDiv = (<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR &gt;&gt; 28) &amp; 1UL;
<a name="l00406"></a>00406   <a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> PllFeedbackClockDiv = (((<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR &gt;&gt; 23) &amp; 15UL) == 0) ? (16) : ((<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR &gt;&gt; 23) &amp; 15UL);
<a name="l00407"></a>00407   <a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> PllOutputClockDiv = (<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCFGR &gt;&gt; 21) &amp; 3UL;
<a name="l00408"></a>00408   <a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> SystemCoreClockSrc = <a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;CKST &amp; 7UL;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410   <span class="comment">/* Get system core clock according to global clock control &amp; configuration registers                      */</span>
<a name="l00411"></a>00411   <span class="keywordflow">if</span> (SystemCoreClockSrc == 1)
<a name="l00412"></a>00412   {
<a name="l00413"></a>00413     <span class="keywordflow">if</span> (<a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">GetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;PLLCR), 31))
<a name="l00414"></a>00414     {
<a name="l00415"></a>00415       PllFeedbackClockDiv = 1;
<a name="l00416"></a>00416       PllOutputClockDiv = 0;
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418 
<a name="l00419"></a>00419     <span class="keywordflow">if</span> (<a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">GetBit_BB</a>((<a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>)(&amp;<a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">HT_CKCU</a>-&gt;GCFGR), 8))
<a name="l00420"></a>00420     {
<a name="l00421"></a>00421       <a class="code" href="group___h_t32_f0006___system___exported__types.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">SystemCoreClock</a> = (((<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37" title="Value of the High Speed Internal oscillator in Hz.">HSI_VALUE</a> &gt;&gt; PllSourceClockDiv) * PllFeedbackClockDiv) &gt;&gt; PllOutputClockDiv) &gt;&gt; SystemCoreClockDiv;
<a name="l00422"></a>00422     }
<a name="l00423"></a>00423     <span class="keywordflow">else</span>
<a name="l00424"></a>00424     {
<a name="l00425"></a>00425       <a class="code" href="group___h_t32_f0006___system___exported__types.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">SystemCoreClock</a> = (((<a class="code" href="group___c_m_s_i_s.html#gaeafcff4f57440c60e64812dddd13e7cb" title="Adjust the value of High Speed External oscillator (HSE) Tip: To avoid from modifying every time for ...">HSE_VALUE</a> &gt;&gt; PllSourceClockDiv) * PllFeedbackClockDiv) &gt;&gt; PllOutputClockDiv) &gt;&gt; SystemCoreClockDiv;
<a name="l00426"></a>00426     }
<a name="l00427"></a>00427   }
<a name="l00428"></a>00428   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemCoreClockSrc == 2)
<a name="l00429"></a>00429   {
<a name="l00430"></a>00430     <a class="code" href="group___h_t32_f0006___system___exported__types.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">SystemCoreClock</a> = <a class="code" href="group___c_m_s_i_s.html#gaeafcff4f57440c60e64812dddd13e7cb" title="Adjust the value of High Speed External oscillator (HSE) Tip: To avoid from modifying every time for ...">HSE_VALUE</a> &gt;&gt; SystemCoreClockDiv;
<a name="l00431"></a>00431   }
<a name="l00432"></a>00432   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemCoreClockSrc == 3)
<a name="l00433"></a>00433   {
<a name="l00434"></a>00434     <a class="code" href="group___h_t32_f0006___system___exported__types.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37" title="Value of the High Speed Internal oscillator in Hz.">HSI_VALUE</a> &gt;&gt; SystemCoreClockDiv;
<a name="l00435"></a>00435   }
<a name="l00436"></a>00436   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemCoreClockSrc == 7)
<a name="l00437"></a>00437   {
<a name="l00438"></a>00438     <a class="code" href="group___h_t32_f0006___system___exported__types.html#ga8a7a0b616f7ce693bebfd6ba909ed4fe">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#ga4872023e65449c0506aac3ea6bec99e9" title="Value of the Low Speed Internal oscillator in Hz.">LSI_VALUE</a> &gt;&gt; SystemCoreClockDiv;
<a name="l00439"></a>00439   }
<a name="l00440"></a>00440 }
<a name="l00441"></a>00441 <span class="comment"></span>
<a name="l00442"></a>00442 <span class="comment">/**</span>
<a name="l00443"></a>00443 <span class="comment">  * @}</span>
<a name="l00444"></a>00444 <span class="comment">  */</span>
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="comment"></span>
<a name="l00447"></a>00447 <span class="comment">/**</span>
<a name="l00448"></a>00448 <span class="comment">  * @}</span>
<a name="l00449"></a>00449 <span class="comment">  */</span>
<a name="l00450"></a>00450 <span class="comment"></span>
<a name="l00451"></a>00451 <span class="comment">/**</span>
<a name="l00452"></a>00452 <span class="comment">  * @}</span>
<a name="l00453"></a>00453 <span class="comment">  */</span>
<a name="l00454"></a>00454 
<a name="l00455"></a>00455 <span class="comment">/******************* (C) COPYRIGHT Holtek Semiconductor Inc. *****END OF FILE***                            */</span>
</pre></div></div>
</div>
<html xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv=Content-Type content="text/html;">
<style>
<!--
p.MsoToc1, li.MsoToc1, div.MsoToc1 {
	font-size:10.0pt;
	font-family:"Times New Roman";
	font-weight:bold;
}
a:link, span.MsoHyperlink {
	color:blue;
	text-decoration:underline;
	text-underline:single;
}
a:visited, span.MsoHyperlinkFollowed {
	color:purple;
	text-decoration:underline;
	text-underline:single;
}
p.Title1, li.Title1, div.Title1 {
	page-break-after:avoid;
	font-size:14.0pt;
	font-family:"Times New Roman";
	font-weight:bold
}
-->
</style>
</head>

<body>
<div class=Section1 style='layout-grid:18.0pt'>
<div style='border:none;border-bottom:solid windowtext 1.0pt; padding:0cm 0cm 1.0pt 0cm'> </div>
<p align=center style='text-align:center'>
For complete information of HT32 Series 32-bit Microcontrollers platform visit
<a target="_blank" href="http://www.holtek.com/">Holtek Website</a></p>
<br>
<br>
</div>
</body>
</html>
