# RTL-Design-and-Synthesis-using-Sky130

## Table Of Contents
- [Day-1-Introduction to Verilog RTL design and Synthesis](#Day-1-Introduction-to-verilog-RTL-design-and-synthesis)
  - [Introduction to open-source simulator iverilog](Introduction-to-open-source-simulator-iverilog)
     - [Sky130RTLD1SK1L1 Introduction to verlog design testbench](sky130RTLD1SK1L1-introduction-to-verilog-design-testbench)

# Day-1- Introduction to Verilog RTL design and Synthesis

## Introduction to open-source simulator iverilog

### Sky130RTLD1SK1L1 Introduction to verlog design testbench

  
