WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547208 heartbeat IPC: 3.92587 cumulative IPC: 3.92587 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547209 cumulative IPC: 3.92587 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547209 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7587104 heartbeat IPC: 1.98417 cumulative IPC: 1.98417 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14301610 heartbeat IPC: 1.48932 cumulative IPC: 1.7015 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 20011344 heartbeat IPC: 1.7514 cumulative IPC: 1.71781 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 26229976 heartbeat IPC: 1.60808 cumulative IPC: 1.689 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 32565985 heartbeat IPC: 1.57829 cumulative IPC: 1.66563 (Simulation time: 0 hr 2 min 27 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 30018777 cumulative IPC: 1.66563 (Simulation time: 0 hr 2 min 27 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 30018777 (Simulation time: 0 hr 2 min 27 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.66563 instructions: 50000001 cycles: 30018777
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 31.3838
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723445  HIT:     480787  MISS:     242658
LLC LOAD         ACCESS:     307608  HIT:     179417  MISS:     128191
LLC RFO          ACCESS:     264618  HIT:     196640  MISS:      67978
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     151111  HIT:     104719  MISS:      46392
LLC TRANSLATION  ACCESS:        108  HIT:         11  MISS:         97
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 287.149 cycles
cpu0_DTLB TOTAL       ACCESS:    9427692  HIT:    9369832  MISS:      57860
cpu0_DTLB LOAD         ACCESS:    9427692  HIT:    9369832  MISS:      57860
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.08972 cycles
cpu0_ITLB TOTAL       ACCESS:       9517  HIT:       9495  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9517  HIT:       9495  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 118 cycles
cpu0_L1D TOTAL       ACCESS:   11922740  HIT:    6228779  MISS:    5693961
cpu0_L1D LOAD         ACCESS:    8072656  HIT:    4481760  MISS:    3590896
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3848803  HIT:    1746292  MISS:    2102511
cpu0_L1D TRANSLATION  ACCESS:       1281  HIT:        727  MISS:        554
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 15.9655 cycles
cpu0_L1I TOTAL       ACCESS:      11870  HIT:       9157  MISS:       2713
cpu0_L1I LOAD         ACCESS:      11870  HIT:       9157  MISS:       2713
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 88.1342 cycles
cpu0_L2C TOTAL       ACCESS:    1261867  HIT:     689463  MISS:     572404
cpu0_L2C LOAD         ACCESS:     630682  HIT:     323074  MISS:     307608
cpu0_L2C RFO          ACCESS:     279552  HIT:      14931  MISS:     264621
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351498  HIT:     351431  MISS:         67
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 142.096 cycles
cpu0_STLB TOTAL       ACCESS:      15743  HIT:      14886  MISS:        857
cpu0_STLB LOAD         ACCESS:      15743  HIT:      14886  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 265.787 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      82821
  ROW_BUFFER_MISS:     113169
 AVG DBUS CONGESTED CYCLE:    3.92691
 WQ ROW_BUFFER_HIT:      13663
  ROW_BUFFER_MISS:      35972  FULL:       1409
