IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2024-10-30 20:38
Instance: ad_clock_125m (E:\DELL\Desktop\FPGA\FPGA_DevelopKnit\MES50HP_v3\2_Demo\11_ethernet_test\ipcore\ad_clock_125m\ad_clock_125m.idf)
IP: PLL (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'ad_clock_125m.v' ...
Found top module 'ad_clock_125m' in file 'ad_clock_125m.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'ad_clock_125m_tb.v' ...
Create template file 'ad_clock_125m_tmpl.v' ...
Create template file 'ad_clock_125m_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
