#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Feb 22 07:49:22 2022
# Process ID: 12520
# Current directory: X:/SAP/adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2252 X:\SAP\adder\adder.xpr
# Log file: X:/SAP/adder/vivado.log
# Journal file: X:/SAP/adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/adder/adder.xpr
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/adder/adder.srcs/sources_1/bd/adder/adder.bd}
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  X:/SAP/lib_SAP_2022_02_02 [current_project]
update_ip_catalog
close_bd_design [get_bd_designs adder]
report_ip_status -name ip_status 
open_bd_design {X:/SAP/adder/adder.srcs/sources_1/bd/adder/adder.bd}
create_bd_design "full_adder"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv FIT:user:and:1.0 and_0
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:xor:1.0 xor_0
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:xor:1.0 xor_1
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:or:1.0 or_0
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:and:1.0 and_1
endgroup
set_property location {2 357 -92} [get_bd_cells and_1]
set_property location {2 286 -328} [get_bd_cells xor_1]
set_property location {1 64 -295} [get_bd_cells xor_0]
set_property location {2 330 54} [get_bd_cells and_0]
set_property location {2.5 518 -24} [get_bd_cells or_0]
create_bd_port -dir I A
create_bd_port -dir I B
create_bd_port -dir I Cin
create_bd_port -dir O Cout
create_bd_port -dir O S
set_property location {3 451 -259} [get_bd_cells xor_1]
set_property location {3 463 -289} [get_bd_cells xor_1]
set_property location {-84 -234} [get_bd_ports A]
set_property location {-82 -275} [get_bd_ports B]
set_property location {3 517 -120} [get_bd_cells or_0]
set_property location {1 77 -124} [get_bd_cells and_1]
set_property location {1 40 10} [get_bd_cells and_0]
set_property location {1.5 253 -227} [get_bd_cells xor_1]
set_property location {2 214 -80} [get_bd_cells and_1]
set_property location {2 212 50} [get_bd_cells and_0]
set_property location {3 494 -19} [get_bd_cells or_0]
set_property location {-125 -299} [get_bd_ports A]
connect_bd_net [get_bd_ports A] [get_bd_pins xor_0/I0]
connect_bd_net [get_bd_ports A] [get_bd_pins and_0/I1]
connect_bd_net [get_bd_ports B] [get_bd_pins xor_0/I1]
connect_bd_net [get_bd_ports B] [get_bd_pins and_0/I0]
set_property location {1 15 -401} [get_bd_cells xor_0]
set_property location {2 230 -303} [get_bd_cells xor_1]
connect_bd_net [get_bd_ports Cin] [get_bd_pins xor_1/I1]
connect_bd_net [get_bd_pins xor_0/O] [get_bd_pins xor_1/I0]
connect_bd_net [get_bd_ports Cin] [get_bd_pins and_1/I0]
connect_bd_net [get_bd_pins xor_0/O] [get_bd_pins and_1/I1]
connect_bd_net [get_bd_pins and_1/O] [get_bd_pins or_0/I0]
connect_bd_net [get_bd_pins and_0/O] [get_bd_pins or_0/I1]
save_bd_design
connect_bd_net [get_bd_ports S] [get_bd_pins xor_1/O]
connect_bd_net [get_bd_ports Cout] [get_bd_pins or_0/O]
save_bd_design
validate_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
create_bd_design "adder4"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference full_adder_vhdl full_adder_vhdl_0
create_bd_cell -type module -reference full_adder_vhdl full_adder_vhdl_1
create_bd_cell -type module -reference full_adder_vhdl full_adder_vhdl_2
create_bd_cell -type module -reference full_adder_vhdl full_adder_vhdl_3
startgroup
make_bd_pins_external  [get_bd_cells full_adder_vhdl_0] [get_bd_cells full_adder_vhdl_1] [get_bd_cells full_adder_vhdl_2] [get_bd_cells full_adder_vhdl_3]
make_bd_intf_pins_external  [get_bd_cells full_adder_vhdl_0] [get_bd_cells full_adder_vhdl_1] [get_bd_cells full_adder_vhdl_2] [get_bd_cells full_adder_vhdl_3]
endgroup
set_property name Cin [get_bd_ports Cin_0]
delete_bd_objs [get_bd_nets Cin_1_1] [get_bd_ports Cin_1]
delete_bd_objs [get_bd_nets Cin_2_1] [get_bd_ports Cin_2]
delete_bd_objs [get_bd_nets Cin_3_1] [get_bd_ports Cin_3]
set_property name Cout [get_bd_ports Cout_3]
delete_bd_objs [get_bd_nets full_adder_vhdl_0_Cout] [get_bd_ports Cout_0]
delete_bd_objs [get_bd_nets full_adder_vhdl_2_Cout] [get_bd_ports Cout_2]
delete_bd_objs [get_bd_nets full_adder_vhdl_1_Cout] [get_bd_ports Cout_1]
save_bd_design
set_property name A1 [get_bd_ports A_1]
set_property name A2 [get_bd_ports A_2]
set_property name B2 [get_bd_ports B_2]
set_property name A0 [get_bd_ports A_0]
set_property name B0 [get_bd_ports B_0]
set_property name A3 [get_bd_ports A_3]
set_property name B3 [get_bd_ports B_3]
set_property name B1 [get_bd_ports B_1]
set_property name S1 [get_bd_ports S_1]
set_property name S2 [get_bd_ports S_2]
set_property name S0 [get_bd_ports S_0]
set_property name S3 [get_bd_ports S_3]
save_bd_design
connect_bd_net [get_bd_pins full_adder_vhdl_0/Cout] [get_bd_pins full_adder_vhdl_1/Cin]
connect_bd_net [get_bd_pins full_adder_vhdl_1/Cout] [get_bd_pins full_adder_vhdl_2/Cin]
connect_bd_net [get_bd_pins full_adder_vhdl_2/Cout] [get_bd_pins full_adder_vhdl_3/Cin]
regenerate_bd_layout
validate_bd_design
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list A0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
set_property IOSTANDARD LVCMOS33 [get_ports [list S0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list S1]]
set_property IOSTANDARD LVCMOS25 [get_ports [list S2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list S2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list S3]]
place_ports A0 V17
place_ports A1 V16
place_ports A2 W16
place_ports A3 W17
place_ports B0 W15
place_ports B1 V15
place_ports B2 W14
place_ports B3 W13
place_ports Cin T17
place_ports Cout W18
place_ports S0 U16
place_ports S1 E19
place_ports S2 U19
place_ports S3 V19
file mkdir X:/SAP/adder/adder.srcs/constrs_1/new
close [ open X:/SAP/adder/adder.srcs/constrs_1/new/adder4.xdc w ]
add_files -fileset constrs_1 X:/SAP/adder/adder.srcs/constrs_1/new/adder4.xdc
set_property target_constrs_file X:/SAP/adder/adder.srcs/constrs_1/new/adder4.xdc [current_fileset -constrset]
save_constraints -force
place_ports S3 C16
save_constraints
place_ports S3 V19
save_constraints
export_ip_user_files -of_objects  [get_files X:/SAP/adder/adder.srcs/sources_1/bd/adder/adder.bd] -no_script -reset -force -quiet
remove_files  X:/SAP/adder/adder.srcs/sources_1/bd/adder/adder.bd
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {X:/SAP/adder/adder.runs/impl_1/adder4_vhdl.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {X:/SAP/adder/adder.runs/impl_1/adder4_vhdl.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_bd_design {X:/SAP/adder/adder.srcs/sources_1/bd/full_adder/full_adder.bd}
open_bd_design {X:/SAP/adder/adder.srcs/sources_1/bd/adder4/adder4.bd}
