{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573121598717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573121598719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 11:13:18 2019 " "Processing started: Thu Nov 07 11:13:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573121598719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573121598719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573121598719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573121599552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_efes_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_efes_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_EFES_Fpga_Top-behavior " "Found design unit 1: TB_EFES_Fpga_Top-behavior" {  } { { "TB_EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/TB_EFES_Fpga_Top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600698 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_EFES_Fpga_Top " "Found entity 1: TB_EFES_Fpga_Top" {  } { { "TB_EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/TB_EFES_Fpga_Top.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnorgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnorgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNORGate_NX1-Behavioral " "Found design unit 1: XNORGate_NX1-Behavioral" {  } { { "XNORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/XNORGate_NX1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600708 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNORGate_NX1 " "Found entity 1: XNORGate_NX1" {  } { { "XNORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/XNORGate_NX1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ud_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_COUNTER-STR " "Found design unit 1: UD_COUNTER-STR" {  } { { "ud_counter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600715 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_COUNTER " "Found entity 1: UD_COUNTER" {  } { { "ud_counter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartDriverTX-Behavioral " "Found design unit 1: UartDriverTX-Behavioral" {  } { { "UartDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600721 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartDriverTX " "Found entity 1: UartDriverTX" {  } { { "UartDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Synchronizer-Behavioral " "Found design unit 1: UART_Synchronizer-Behavioral" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600730 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Synchronizer " "Found entity 1: UART_Synchronizer" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Fifo-Behavioral " "Found design unit 1: UART_Fifo-Behavioral" {  } { { "UART_Fifo.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600730 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Fifo " "Found entity 1: UART_Fifo" {  } { { "UART_Fifo.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff_rst1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff_rst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_ff_rst1-Behavioral " "Found design unit 1: t_ff_rst1-Behavioral" {  } { { "t_ff_rst1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff_rst1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600748 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_ff_rst1 " "Found entity 1: t_ff_rst1" {  } { { "t_ff_rst1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff_rst1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_ff_rst0-behavioral " "Found design unit 1: t_ff_rst0-behavioral" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600748 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_ff_rst0 " "Found entity 1: t_ff_rst0" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sat_counter_bmm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sat_counter_bmm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAT_Counter-Structural " "Found design unit 1: SAT_Counter-Structural" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAT_Counter " "Found entity 1: SAT_Counter" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1Bit-Behavioral " "Found design unit 1: Reg1Bit-Behavioral" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1Bit " "Found entity 1: Reg1Bit" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORGate_NX1-Behavioral " "Found design unit 1: ORGate_NX1-Behavioral" {  } { { "ORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ORGate_NX1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORGate_NX1 " "Found entity 1: ORGate_NX1" {  } { { "ORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ORGate_NX1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file norgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NORGate_NX1-Behavioral " "Found design unit 1: NORGate_NX1-Behavioral" {  } { { "NORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NORGate_NX1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600780 ""} { "Info" "ISGN_ENTITY_NAME" "1 NORGate_NX1 " "Found entity 1: NORGate_NX1" {  } { { "NORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NORGate_NX1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ncomparatorwithenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ncomparatorwithenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NComparatorWithEnable-Behavioral " "Found design unit 1: NComparatorWithEnable-Behavioral" {  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600780 ""} { "Info" "ISGN_ENTITY_NAME" "1 NComparatorWithEnable " "Found entity 1: NComparatorWithEnable" {  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Bit-Behavioral " "Found design unit 1: Mux_Bit-Behavioral" {  } { { "Mux_Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_Bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Bit " "Found entity 1: Mux_Bit" {  } { { "Mux_Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_Bit.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1bit_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_1Bit_2X1-Behavioral " "Found design unit 1: Mux_1Bit_2X1-Behavioral" {  } { { "Mux_1Bit_2X1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_1Bit_2X1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bit_2X1 " "Found entity 1: Mux_1Bit_2X1" {  } { { "Mux_1Bit_2X1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_1Bit_2X1.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwiredreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwiredreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwiredReg-Behavioral " "Found design unit 1: HardwiredReg-Behavioral" {  } { { "HardwiredReg.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/HardwiredReg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600819 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwiredReg " "Found entity 1: HardwiredReg" {  } { { "HardwiredReg.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/HardwiredReg.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_rst-Behavioral " "Found design unit 1: D_FF_rst-Behavioral" {  } { { "D_FF_rst.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/D_FF_rst.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600826 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_rst " "Found entity 1: D_FF_rst" {  } { { "D_FF_rst.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/D_FF_rst.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_satcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_satcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_SatCounter-Behavioral " "Found design unit 1: CU_SatCounter-Behavioral" {  } { { "CU_SatCounter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/CU_SatCounter.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600833 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_SatCounter " "Found entity 1: CU_SatCounter" {  } { { "CU_SatCounter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/CU_SatCounter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTANTS " "Found design unit 1: CONSTANTS" {  } { { "constants.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/constants.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600833 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONSTANTS-body " "Found design unit 2: CONSTANTS-body" {  } { { "constants.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/constants.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorwithenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparatorwithenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparatorWithEnable-Behavioral " "Found design unit 1: ComparatorWithEnable-Behavioral" {  } { { "ComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ComparatorWithEnable.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600846 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComparatorWithEnable " "Found entity 1: ComparatorWithEnable" {  } { { "ComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ComparatorWithEnable.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Structural " "Found design unit 1: Comparator-Structural" {  } { { "Comparator.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-Structural " "Found design unit 1: Clock_divider-Structural" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDGate_NX1-Behavioral " "Found design unit 1: ANDGate_NX1-Behavioral" {  } { { "ANDGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ANDGate_NX1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDGate_NX1 " "Found entity 1: ANDGate_NX1" {  } { { "ANDGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ANDGate_NX1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efes_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file efes_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EFES_Fpga_Top-Structural " "Found design unit 1: EFES_Fpga_Top-Structural" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600868 ""} { "Info" "ISGN_ENTITY_NAME" "1 EFES_Fpga_Top " "Found entity 1: EFES_Fpga_Top" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NRegister-Behavioral " "Found design unit 1: NRegister-Behavioral" {  } { { "NRegister.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NRegister.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600874 ""} { "Info" "ISGN_ENTITY_NAME" "1 NRegister " "Found entity 1: NRegister" {  } { { "NRegister.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NRegister.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbuttondriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbuttondriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightButtonDriver-Structural " "Found design unit 1: EightButtonDriver-Structural" {  } { { "EightButtonDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600880 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightButtonDriver " "Found entity 1: EightButtonDriver" {  } { { "EightButtonDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573121600880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573121600880 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1573121600980 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1573121600980 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1573121600988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EFES_Fpga_Top " "Elaborating entity \"EFES_Fpga_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573121600997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:CLK_div_1ms " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:CLK_div_1ms\"" {  } { { "EFES_Fpga_Top.vhd" "CLK_div_1ms" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1Bit Clock_divider:CLK_div_1ms\|Reg1Bit:RST_REG " "Elaborating entity \"Reg1Bit\" for hierarchy \"Clock_divider:CLK_div_1ms\|Reg1Bit:RST_REG\"" {  } { { "Clock_divider.vhd" "RST_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_COUNTER Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT " "Elaborating entity \"UD_COUNTER\" for hierarchy \"Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT\"" {  } { { "Clock_divider.vhd" "UP_CNT" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff_rst0 Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0 " "Elaborating entity \"t_ff_rst0\" for hierarchy \"Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\"" {  } { { "ud_counter.vhd" "\\MAIN_GEN:0:FIRST_FF:FF_0" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TFF_t t_ff.vhd(23) " "VHDL Process Statement warning at t_ff.vhd(23): signal \"TFF_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573121601060 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwiredReg Clock_divider:CLK_div_1ms\|HardwiredReg:HW_REG " "Elaborating entity \"HardwiredReg\" for hierarchy \"Clock_divider:CLK_div_1ms\|HardwiredReg:HW_REG\"" {  } { { "Clock_divider.vhd" "HW_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NComparatorWithEnable Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP " "Elaborating entity \"NComparatorWithEnable\" for hierarchy \"Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\"" {  } { { "Clock_divider.vhd" "CMP" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparatorWithEnable Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\|ComparatorWithEnable:\\COMPcyc:0:CWE_i " "Elaborating entity \"ComparatorWithEnable\" for hierarchy \"Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\|ComparatorWithEnable:\\COMPcyc:0:CWE_i\"" {  } { { "NComparatorWithEnable.vhd" "\\COMPcyc:0:CWE_i" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NRegister NRegister:Stream_REG " "Elaborating entity \"NRegister\" for hierarchy \"NRegister:Stream_REG\"" {  } { { "EFES_Fpga_Top.vhd" "Stream_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightButtonDriver EightButtonDriver:Buttons_Driver " "Elaborating entity \"EightButtonDriver\" for hierarchy \"EightButtonDriver:Buttons_Driver\"" {  } { { "EFES_Fpga_Top.vhd" "Buttons_Driver" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORGate_NX1 EightButtonDriver:Buttons_Driver\|ORGate_NX1:OR8x1 " "Elaborating entity \"ORGate_NX1\" for hierarchy \"EightButtonDriver:Buttons_Driver\|ORGate_NX1:OR8x1\"" {  } { { "EightButtonDriver.vhd" "OR8x1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartDriverTX UartDriverTX:UART_Driver " "Elaborating entity \"UartDriverTX\" for hierarchy \"UartDriverTX:UART_Driver\"" {  } { { "EFES_Fpga_Top.vhd" "UART_Driver" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601226 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros UartDriver.vhd(137) " "VHDL Signal Declaration warning at UartDriver.vhd(137): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "UartDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573121601228 "|EFES_Fpga_Top|UartDriverTX:UART_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNORGate_NX1 UartDriverTX:UART_Driver\|XNORGate_NX1:Parity_XNOR " "Elaborating entity \"XNORGate_NX1\" for hierarchy \"UartDriverTX:UART_Driver\|XNORGate_NX1:Parity_XNOR\"" {  } { { "UartDriver.vhd" "Parity_XNOR" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_1Bit_2X1 UartDriverTX:UART_Driver\|Mux_1Bit_2X1:Parity_MUX " "Elaborating entity \"Mux_1Bit_2X1\" for hierarchy \"UartDriverTX:UART_Driver\|Mux_1Bit_2X1:Parity_MUX\"" {  } { { "UartDriver.vhd" "Parity_MUX" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV " "Elaborating entity \"Clock_divider\" for hierarchy \"UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\"" {  } { { "UartDriver.vhd" "CLK_DIV" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwiredReg UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|HardwiredReg:HW_REG " "Elaborating entity \"HardwiredReg\" for hierarchy \"UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|HardwiredReg:HW_REG\"" {  } { { "Clock_divider.vhd" "HW_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Synchronizer UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH " "Elaborating entity \"UART_Synchronizer\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\"" {  } { { "UartDriver.vhd" "SYNCH" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_not_connected UART_Synchronizer.vhd(88) " "Verilog HDL or VHDL warning at UART_Synchronizer.vhd(88): object \"s_not_connected\" assigned a value but never read" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573121601399 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAT_Counter UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT " "Elaborating entity \"SAT_Counter\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\"" {  } { { "UART_Synchronizer.vhd" "SYNCH_CNT" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601399 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros SAT_Counter_BMM.vhd(112) " "VHDL Signal Declaration warning at SAT_Counter_BMM.vhd(112): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573121601406 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ones SAT_Counter_BMM.vhd(113) " "VHDL Signal Declaration warning at SAT_Counter_BMM.vhd(113): used explicit default value for signal \"s_ones\" because signal was never assigned a value" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573121601406 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_COUNTER UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT " "Elaborating entity \"UD_COUNTER\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\"" {  } { { "SAT_Counter_BMM.vhd" "CNT" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_SatCounter UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|CU_SatCounter:CU " "Elaborating entity \"CU_SatCounter\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|CU_SatCounter:CU\"" {  } { { "SAT_Counter_BMM.vhd" "CU" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate_NX1 UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|ANDGate_NX1:AND1 " "Elaborating entity \"ANDGate_NX1\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|ANDGate_NX1:AND1\"" {  } { { "SAT_Counter_BMM.vhd" "AND1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NORGate_NX1 UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|NORGate_NX1:NOR1 " "Elaborating entity \"NORGate_NX1\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|NORGate_NX1:NOR1\"" {  } { { "SAT_Counter_BMM.vhd" "NOR1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwiredReg UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|HardwiredReg:SYNCH_HW_REG " "Elaborating entity \"HardwiredReg\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|HardwiredReg:SYNCH_HW_REG\"" {  } { { "UART_Synchronizer.vhd" "SYNCH_HW_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|Comparator:SYNCH_CMP " "Elaborating entity \"Comparator\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|Comparator:SYNCH_CMP\"" {  } { { "UART_Synchronizer.vhd" "SYNCH_CMP" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601479 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros Comparator.vhd(111) " "VHDL Signal Declaration warning at Comparator.vhd(111): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "Comparator.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573121601482 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Fifo UartDriverTX:UART_Driver\|UART_Fifo:FIFO " "Elaborating entity \"UART_Fifo\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Fifo:FIFO\"" {  } { { "UartDriver.vhd" "FIFO" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_rst UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|D_FF_rst:\\FFcyc:0:FF_i " "Elaborating entity \"D_FF_rst\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|D_FF_rst:\\FFcyc:0:FF_i\"" {  } { { "UART_Fifo.vhd" "\\FFcyc:0:FF_i" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Bit UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|Mux_Bit:\\MUX_cyc:0:IF_MUX0:MUX0 " "Elaborating entity \"Mux_Bit\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|Mux_Bit:\\MUX_cyc:0:IF_MUX0:MUX0\"" {  } { { "UART_Fifo.vhd" "\\MUX_cyc:0:IF_MUX0:MUX0" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573121601570 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1573121602774 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1573121602774 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1573121602774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573121603246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573121604146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573121604146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573121604253 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573121604253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573121604253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573121604253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573121604295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 11:13:24 2019 " "Processing ended: Thu Nov 07 11:13:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573121604295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573121604295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573121604295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573121604295 ""}
