{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541548471660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541548471665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 17:54:31 2018 " "Processing started: Tue Nov  6 17:54:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541548471665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548471665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off second_midterm_quartus -c second_midterm_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off second_midterm_quartus -c second_midterm_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548471665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541548472017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541548472017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541548484312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541548484319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541548484326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_midterm_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file second_midterm_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_midterm_quartus " "Found entity 1: second_midterm_quartus" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541548484335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "second_midterm_quartus " "Elaborating entity \"second_midterm_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541548484421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_memory " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_memory\"" {  } { { "second_midterm_quartus.v" "prog_memory" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548484440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548484510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548484517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CME341_Nov_2016_midterm_Q6.hex " "Parameter \"init_file\" = \"CME341_Nov_2016_midterm_Q6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541548484518 ""}  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541548484518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sib1 " "Found entity 1: altsyncram_sib1" {  } { { "db/altsyncram_sib1.tdf" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/db/altsyncram_sib1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541548484575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sib1 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_sib1:auto_generated " "Elaborating entity \"altsyncram_sib1\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_sib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548484575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "second_midterm_quartus.v" "prog_sequencer" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548484590 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pm_addr program_sequencer.v(17) " "Verilog HDL Always Construct warning at program_sequencer.v(17): inferring latch(es) for variable \"pm_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541548484591 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[0\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[0\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[1\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[1\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[2\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[2\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[3\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[3\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[4\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[4\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[5\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[5\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[6\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[6\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[7\] program_sequencer.v(18) " "Inferred latch for \"pm_addr\[7\]\" at program_sequencer.v(18)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548484592 "|second_midterm_quartus|program_sequencer:prog_sequencer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst_decoder\"" {  } { { "second_midterm_quartus.v" "inst_decoder" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548484617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[0\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset~reg0 " "Ports ENA and CLR on the latch are fed by the same signal sync_reset~reg0" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485126 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[1\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset~reg0 " "Ports ENA and CLR on the latch are fed by the same signal sync_reset~reg0" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[2\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset~reg0 " "Ports ENA and CLR on the latch are fed by the same signal sync_reset~reg0" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[3\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset~reg0 " "Ports ENA and CLR on the latch are fed by the same signal sync_reset~reg0" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[4\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder\|ir\[7\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder\|ir\[7\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[5\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder\|ir\[7\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder\|ir\[7\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[6\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder\|ir\[7\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder\|ir\[7\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[7\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder\|ir\[7\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder\|ir\[7\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541548485127 ""}  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541548485127 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[0\] GND " "Pin \"from_ID\[0\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[1\] GND " "Pin \"from_ID\[1\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[2\] GND " "Pin \"from_ID\[2\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[3\] GND " "Pin \"from_ID\[3\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] GND " "Pin \"from_ID\[4\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[5\] GND " "Pin \"from_ID\[5\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[6\] GND " "Pin \"from_ID\[6\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[7\] GND " "Pin \"from_ID\[7\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[0\] GND " "Pin \"from_PS\[0\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[1\] GND " "Pin \"from_PS\[1\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[2\] GND " "Pin \"from_PS\[2\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[3\] GND " "Pin \"from_PS\[3\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[4\] GND " "Pin \"from_PS\[4\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[5\] GND " "Pin \"from_PS\[5\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[6\] GND " "Pin \"from_PS\[6\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[7\] GND " "Pin \"from_PS\[7\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541548485151 "|second_midterm_quartus|from_PS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541548485151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541548485203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541548485770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541548485770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541548485930 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541548485930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541548485930 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541548485930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541548485930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541548485982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  6 17:54:45 2018 " "Processing ended: Tue Nov  6 17:54:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541548485982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541548485982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541548485982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541548485982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541548487048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541548487052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 17:54:46 2018 " "Processing started: Tue Nov  6 17:54:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541548487052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541548487052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off second_midterm_quartus -c second_midterm_quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off second_midterm_quartus -c second_midterm_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541548487053 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541548487096 ""}
{ "Info" "0" "" "Project  = second_midterm_quartus" {  } {  } 0 0 "Project  = second_midterm_quartus" 0 0 "Fitter" 0 0 1541548487097 ""}
{ "Info" "0" "" "Revision = second_midterm_quartus" {  } {  } 0 0 "Revision = second_midterm_quartus" 0 0 "Fitter" 0 0 1541548487097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541548487204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541548487207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "second_midterm_quartus EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"second_midterm_quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541548487272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541548487312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541548487313 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541548487445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541548487508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541548487508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541548487511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541548487511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541548487511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541548487511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541548487511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541548487511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541548487513 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541548487518 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 74 " "No exact pin location assignment(s) for 74 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541548487709 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1541548487939 ""}
{ "Info" "ISTA_SDC_FOUND" "second_midterm_quartus.sdc " "Reading SDC File: 'second_midterm_quartus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541548487940 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "zero_flag " "Node: zero_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch program_sequencer:prog_sequencer\|pm_addr\[7\] zero_flag " "Latch program_sequencer:prog_sequencer\|pm_addr\[7\] is being clocked by zero_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541548487944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541548487944 "|second_midterm_quartus|zero_flag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "my_clk (Fall) my_clk (Rise) setup and hold " "From my_clk (Fall) to my_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541548487946 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1541548487946 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541548487946 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541548487946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541548487946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000       my_clk " "1000.000       my_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541548487946 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541548487946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541548487970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync_reset~reg0 " "Destination node sync_reset~reg0" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541548487970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir\[4\] " "Destination node instruction_decoder:inst_decoder\|ir\[4\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541548487970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir\[5\] " "Destination node instruction_decoder:inst_decoder\|ir\[5\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541548487970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir\[6\] " "Destination node instruction_decoder:inst_decoder\|ir\[6\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541548487970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir\[7\] " "Destination node instruction_decoder:inst_decoder\|ir\[7\]" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541548487970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541548487970 ""}  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541548487970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "program_sequencer:prog_sequencer\|always2~2  " "Automatically promoted node program_sequencer:prog_sequencer\|always2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541548487971 ""}  } { { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541548487971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "program_sequencer:prog_sequencer\|always2~3  " "Automatically promoted node program_sequencer:prog_sequencer\|always2~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541548487971 ""}  } { { "temporary_test_loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541548487971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541548488225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541548488226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541548488226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541548488227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541548488228 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541548488228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541548488228 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541548488229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541548488245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1541548488245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541548488245 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "73 unused 2.5V 2 71 0 " "Number of I/O pins in group: 73 (unused VREF, 2.5V VCCIO, 2 input, 71 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541548488248 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541548488248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541548488248 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541548488249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541548488249 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541548488249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541548488277 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541548488300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541548488834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541548488868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541548488882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541548489099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541548489100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541548489356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541548489807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541548489807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541548489895 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1541548489895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541548489895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541548489896 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541548490047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541548490053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541548490221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541548490222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541548490496 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541548490842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/output_files/second_midterm_quartus.fit.smsg " "Generated suppressed messages file /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/output_files/second_midterm_quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541548491034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1356 " "Peak virtual memory: 1356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541548491742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  6 17:54:51 2018 " "Processing ended: Tue Nov  6 17:54:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541548491742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541548491742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541548491742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541548491742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541548492822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541548492827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 17:54:52 2018 " "Processing started: Tue Nov  6 17:54:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541548492827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541548492827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off second_midterm_quartus -c second_midterm_quartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off second_midterm_quartus -c second_midterm_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541548492827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541548493098 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541548493401 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541548493432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541548493628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  6 17:54:53 2018 " "Processing ended: Tue Nov  6 17:54:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541548493628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541548493628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541548493628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541548493628 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541548493818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541548494607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541548494612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 17:54:54 2018 " "Processing started: Tue Nov  6 17:54:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541548494612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1541548494612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta second_midterm_quartus -c second_midterm_quartus " "Command: quartus_sta second_midterm_quartus -c second_midterm_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1541548494612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1541548494671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1541548494792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1541548494792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548494829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548494829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1541548494975 ""}
{ "Info" "ISTA_SDC_FOUND" "second_midterm_quartus.sdc " "Reading SDC File: 'second_midterm_quartus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1541548495043 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "zero_flag " "Node: zero_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] zero_flag " "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] is being clocked by zero_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541548495059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541548495059 "|second_midterm_quartus|zero_flag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "my_clk (Fall) my_clk (Rise) setup and hold " "From my_clk (Fall) to my_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541548495060 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541548495060 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1541548495060 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1541548495095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 943.388 " "Worst-case setup slack is 943.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  943.388               0.000 my_clk  " "  943.388               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 54.126 " "Worst-case hold slack is 54.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.126               0.000 my_clk  " "   54.126               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541548495162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541548495174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.864 " "Worst-case minimum pulse width slack is 49.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.864               0.000 my_clk  " "   49.864               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1541548495243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1541548495272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1541548495520 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "zero_flag " "Node: zero_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] zero_flag " "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] is being clocked by zero_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541548495664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541548495664 "|second_midterm_quartus|zero_flag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "my_clk (Fall) my_clk (Rise) setup and hold " "From my_clk (Fall) to my_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541548495664 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541548495664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 944.249 " "Worst-case setup slack is 944.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  944.249               0.000 my_clk  " "  944.249               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 53.488 " "Worst-case hold slack is 53.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.488               0.000 my_clk  " "   53.488               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541548495724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541548495735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.839 " "Worst-case minimum pulse width slack is 49.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.839               0.000 my_clk  " "   49.839               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495746 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1541548495807 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "zero_flag " "Node: zero_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] zero_flag " "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] is being clocked by zero_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541548495949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541548495949 "|second_midterm_quartus|zero_flag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "my_clk (Fall) my_clk (Rise) setup and hold " "From my_clk (Fall) to my_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541548495949 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541548495949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 946.820 " "Worst-case setup slack is 946.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  946.820               0.000 my_clk  " "  946.820               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 51.946 " "Worst-case hold slack is 51.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.946               0.000 my_clk  " "   51.946               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548495970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548495970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541548495984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541548495999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 50.000 " "Worst-case minimum pulse width slack is 50.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548496014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548496014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000               0.000 my_clk  " "   50.000               0.000 my_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541548496014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541548496014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541548496596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541548496597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541548496734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  6 17:54:56 2018 " "Processing ended: Tue Nov  6 17:54:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541548496734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541548496734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541548496734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541548496734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1541548497855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541548497860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 17:54:57 2018 " "Processing started: Tue Nov  6 17:54:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541548497860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541548497860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off second_midterm_quartus -c second_midterm_quartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off second_midterm_quartus -c second_midterm_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541548497860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1541548498167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_7_1200mv_125c_slow.vo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_7_1200mv_125c_slow.vo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_7_1200mv_-40c_slow.vo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_7_1200mv_-40c_slow.vo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_min_1200mv_-40c_fast.vo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_min_1200mv_-40c_fast.vo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus.vo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus.vo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_7_1200mv_125c_v_slow.sdo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_7_1200mv_125c_v_slow.sdo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_7_1200mv_-40c_v_slow.sdo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_7_1200mv_-40c_v_slow.sdo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_min_1200mv_-40c_v_fast.sdo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_min_1200mv_-40c_v_fast.sdo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "second_midterm_quartus_v.sdo /home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/ simulation " "Generated file second_midterm_quartus_v.sdo in folder \"/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541548498579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1160 " "Peak virtual memory: 1160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541548498660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  6 17:54:58 2018 " "Processing ended: Tue Nov  6 17:54:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541548498660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541548498660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541548498660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541548498660 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541548498844 ""}
