Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 26 23:23:12 2025
| Host         : LAPTOP-U0TCD1OV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    98 |
|    Minimum number of control sets                        |    98 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    98 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            7 |
| No           | No                    | Yes                    |              12 |            8 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |              64 |           33 |
| Yes          | No                    | Yes                    |            1148 |          505 |
| Yes          | Yes                   | No                     |            3016 |         1167 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_cpu/u_sched/irq_pending_reg_reg[0]              | u_cpu/u_sched/mie_reg[0][11] |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | u_muldiv/FSM_sequential_state_reg[0]_0[0]         | u_cpu/u_regfile/rst_n        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                   |                              |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | u_cpu/u_sched/uart_busy_reg[0]                    | u_cpu/u_regfile/rst_n        |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG | u_io/uart_div_cnt[15]_i_1_n_0                     | u_cpu/u_regfile/rst_n        |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                   | u_cpu/u_regfile/rst_n        |               15 |             22 |         1.47 |
|  clk_IBUF_BUFG | u_dma/cur_src[15]_i_1_n_0                         | u_cpu/u_regfile/rst_n        |               14 |             30 |         2.14 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_30[0] | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_5[0]  | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_muldiv/done_reg                                 | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_29[0] | u_cpu/u_regfile/rst_n        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_27[0] | u_cpu/u_regfile/rst_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_3[0]  | u_cpu/u_regfile/rst_n        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | ifid_inst_reg[0][31]_i_5_n_0                      |                              |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | read_data_reg[31]_i_3_n_0                         |                              |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_6[0]  | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_24[0] | u_cpu/u_regfile/rst_n        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/src_reg[31]_i_4_0[0]                | u_cpu/u_regfile/rst_n        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/u_sched/blocked_reg[1][0]                   | u_cpu/u_regfile/rst_n        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | u_dma/read_data[31]_i_1_n_0                       | u_cpu/u_regfile/rst_n        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | u_cpu/u_sched/b_mem_ready_r_reg[0]                | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/blocked_reg[0]_15[0]                | u_cpu/u_regfile/rst_n        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exmem_alu_result_reg[1][1][0]       | u_cpu/u_regfile/rst_n        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exmem_alu_result_reg[1][3][0]       | u_cpu/u_regfile/rst_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exmem_mem_we_reg[0][0]              | u_cpu/u_regfile/rst_n        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_12[0]             | u_cpu/u_regfile/rst_n        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_15[0]             | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_17[0]             | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_3[0]              | u_cpu/u_regfile/rst_n        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_4[0]              | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_9[0]              | u_cpu/u_regfile/rst_n        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_2[0]              | u_cpu/u_regfile/rst_n        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_6[0]              | u_cpu/u_regfile/rst_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_0[0]              | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_11[0]             | u_cpu/u_regfile/rst_n        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_13[0]             | u_cpu/u_regfile/rst_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_14[0]             | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_3[0]              | u_cpu/u_regfile/rst_n        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_8[0]              | u_cpu/u_regfile/rst_n        |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][1][0]                | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_18[0]             | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_6[0]              | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_1[0]              | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_7[0]              | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0][0]                | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_4[0]              | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_5[0]              | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][1]_0[0]              | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2][0]                | u_cpu/u_regfile/rst_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][0]_1[0]              | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_2[0]              | u_cpu/u_regfile/rst_n        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_5[0]              | u_cpu/u_regfile/rst_n        |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_16[0]             | u_cpu/u_regfile/rst_n        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_10[0]             | u_cpu/u_regfile/rst_n        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_rs2_reg[1][0][0]               | u_cpu/u_regfile/rst_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_rs2_reg[1][2][0]               | u_cpu/u_regfile/rst_n        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_rs2_reg[0][0]_1[0]             | u_cpu/u_regfile/rst_n        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_rs2_reg[0][0]_0[0]             | u_cpu/u_regfile/rst_n        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_rs2_reg[0][0][0]               | u_cpu/u_regfile/rst_n        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_rs2_reg[0][2][0]               | u_cpu/u_regfile/rst_n        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exwb_rd_reg[1][2]_0[0]              | u_cpu/u_regfile/rst_n        |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_10[0] | u_cpu/u_regfile/rst_n        |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_11[0] | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_12[0] | u_cpu/u_regfile/rst_n        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_13[0] | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_14[0] | u_cpu/u_regfile/rst_n        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_15[0] | u_cpu/u_regfile/rst_n        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0][0]    | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_17[0] | u_cpu/u_regfile/rst_n        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_18[0] | u_cpu/u_regfile/rst_n        |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_19[0] | u_cpu/u_regfile/rst_n        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_2[0]  | u_cpu/u_regfile/rst_n        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_20[0] | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_21[0] | u_cpu/u_regfile/rst_n        |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_22[0] | u_cpu/u_regfile/rst_n        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_16[0] | u_cpu/u_regfile/rst_n        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_8[0]  | u_cpu/u_regfile/rst_n        |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_7[0]  | u_cpu/u_regfile/rst_n        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_26[0] | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_32[0] | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_25[0] | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_4[0]  | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_28[0] | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_9[0]  | u_cpu/u_regfile/rst_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_31[0] | u_cpu/u_regfile/rst_n        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/u_sched/muldiv_pending_hart_id_reg[0]_23[0] | u_cpu/u_regfile/rst_n        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_muldiv/div_sel_rem                              | u_cpu/u_regfile/rst_n        |               11 |             35 |         3.18 |
|  clk_IBUF_BUFG | u_muldiv/done_reg_reg_0[0]                        | u_cpu/u_regfile/rst_n        |               10 |             38 |         3.80 |
|  clk_IBUF_BUFG | u_cpu/u_sched/blocked_reg[0]_14[0]                | u_cpu/u_regfile/rst_n        |               25 |             64 |         2.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/blocked_reg[1]_0[0]                 | u_cpu/u_regfile/rst_n        |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/u_sched/idex_funct3_reg[0][2]_0[0]          | u_cpu/u_regfile/rst_n        |               16 |             67 |         4.19 |
|  clk_IBUF_BUFG | u_muldiv/div_count[5]_i_1_n_0                     | u_cpu/u_regfile/rst_n        |               17 |             71 |         4.18 |
|  clk_IBUF_BUFG | u_muldiv/mul_sum                                  | u_cpu/u_regfile/rst_n        |               43 |            110 |         2.56 |
|  clk_IBUF_BUFG | u_cpu/u_sched/irq_pending_reg_reg[0]              | u_cpu/u_regfile/rst_n        |               72 |            140 |         1.94 |
|  clk_IBUF_BUFG | u_cpu/u_sched/exmem_valid17_out                   | u_cpu/u_regfile/rst_n        |               73 |            145 |         1.99 |
|  clk_IBUF_BUFG | u_cpu/u_sched/E[0]                                | u_cpu/u_regfile/rst_n        |               56 |            160 |         2.86 |
|  clk_IBUF_BUFG | u_cpu/u_sched/ifid_valid_reg[1][0]                | u_cpu/u_regfile/rst_n        |               53 |            160 |         3.02 |
|  clk_IBUF_BUFG | u_muldiv/mul_pp[16][63]_i_1_n_0                   | u_cpu/u_regfile/rst_n        |              309 |            576 |         1.86 |
+----------------+---------------------------------------------------+------------------------------+------------------+----------------+--------------+


