# Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model fabric_primitive_example_design_6
.inputs oddr_out rst_i_buf_out
.outputs dffre_out
.names $false
.names $true
1
.names $undef
.subckt DFFRE C=clk_buf_out D=oddr_out E=$true Q=dffre_out R=rst_i_buf_out
.end
