<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml example_top.twx example_top.ncd -o example_top.twr
example_top.pcf -ucf example_top.ucf

</twCmdLine><twDesign>example_top.ncd</twDesign><twDesignPath>example_top.ncd</twDesignPath><twPCF>example_top.pcf</twPCF><twPcfPath>example_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.202</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X31Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>11.798</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twTotPathDel>3.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>c3_control0&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y56.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>3.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X31Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>11.823</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>c3_control0&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y56.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X31Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>11.828</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twTotPathDel>3.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>c3_control0&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y56.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.217</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X33Y56.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>0.976</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>c3_control0&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.748</twRouteDel><twTotDel>1.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X34Y51.CE), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>1.053</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.806</twRouteDel><twTotDel>1.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X34Y51.CE), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>1.057</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.104</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>0.806</twRouteDel><twTotDel>1.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.123</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (SLICE_X34Y61.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>13.877</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>1.088</twTotDel><twDestClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twDestClk><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (SLICE_X34Y61.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.499</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X34Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising">gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT</twDestClk><twPctLog>86.4</twPctLog><twPctRoute>13.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>251</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>89</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (SLICE_X13Y59.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.493</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>7.133</twDel><twSUTime>0.325</twSUTime><twTotPathDel>7.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>7.458</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.293</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>6.933</twDel><twSUTime>0.325</twSUTime><twTotPathDel>7.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.612</twRouteDel><twTotDel>7.258</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.843</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>6.483</twDel><twSUTime>0.325</twSUTime><twTotPathDel>6.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>5.190</twRouteDel><twTotDel>6.808</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X13Y59.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.463</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>7.133</twDel><twSUTime>0.295</twSUTime><twTotPathDel>7.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.616</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>7.428</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.263</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>6.933</twDel><twSUTime>0.295</twSUTime><twTotPathDel>7.228</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.616</twLogDel><twRouteDel>5.612</twRouteDel><twTotDel>7.228</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.813</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>6.483</twDel><twSUTime>0.295</twSUTime><twTotPathDel>6.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.588</twLogDel><twRouteDel>5.190</twRouteDel><twTotDel>6.778</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X14Y59.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.369</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>7.155</twDel><twSUTime>0.179</twSUTime><twTotPathDel>7.334</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.500</twLogDel><twRouteDel>5.834</twRouteDel><twTotDel>7.334</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.169</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>6.955</twDel><twSUTime>0.179</twSUTime><twTotPathDel>7.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.500</twLogDel><twRouteDel>5.634</twRouteDel><twTotDel>7.134</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.719</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>6.505</twDel><twSUTime>0.179</twSUTime><twTotPathDel>6.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>c3_control0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>5.212</twRouteDel><twTotDel>6.684</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING (SLICE_X16Y51.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMinDelay" ><twTotDel>0.518</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twDest><twDel>0.460</twDel><twSUTime>-0.093</twSUTime><twTotPathDel>0.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X17Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y51.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twLogDel>0.291</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.553</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X21Y52.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>0.673</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twDel>0.493</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.708</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X20Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMinDelay" ><twTotDel>0.544</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.531</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising">c3_clk0</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="44" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>150</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>134</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X22Y55.A3), 17 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.085</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.711</twDel><twSUTime>0.339</twSUTime><twTotPathDel>5.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X16Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_G</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>5.050</twTotDel><twDestClk twEdge ="twRising">c3_control0&lt;0&gt;</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.324</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.950</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X30Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>2.648</twRouteDel><twTotDel>4.289</twTotDel><twDestClk twEdge ="twRising">c3_control0&lt;0&gt;</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.307</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.933</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X21Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_G</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>2.841</twRouteDel><twTotDel>4.272</twTotDel><twDestClk twEdge ="twRising">c3_control0&lt;0&gt;</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X2Y54.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.558</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>3.558</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.033</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>3.033</twRouteDel><twTotDel>3.558</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X2Y54.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.508</twTotDel><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twTotPathDel>3.508</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.983</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>2.983</twRouteDel><twTotDel>3.508</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>3337</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>594</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.719</twMinPer></twConstHead><twPathRptBanner iPaths="467" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (SLICE_X35Y54.C6), 467 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.281</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>15.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">7.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;8&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.631</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twBEL><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>13.445</twRouteDel><twTotDel>15.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.536</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>15.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">6.943</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;8&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.631</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twBEL><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>13.190</twRouteDel><twTotDel>15.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.997</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>14.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">7.228</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>c3_vio_out&lt;5&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_205</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_205</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>c3_vio_out&lt;5&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_144</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_144</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1811</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;8&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41</twBEL><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.631</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twBEL><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>12.729</twRouteDel><twTotDel>14.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X0Y6.ENA), 11 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.518</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twTotPathDel>10.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENA</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">6.922</twDelInfo><twComp>c3_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>9.122</twRouteDel><twTotDel>10.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.582</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twTotPathDel>10.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENA</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">6.922</twDelInfo><twComp>c3_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>9.058</twRouteDel><twTotDel>10.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.695</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twTotPathDel>10.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENA</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">6.922</twDelInfo><twComp>c3_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>8.945</twRouteDel><twTotDel>10.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (SLICE_X4Y18.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.680</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twDest><twTotPathDel>10.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">6.666</twDelInfo><twComp>c3_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>8.866</twRouteDel><twTotDel>10.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.744</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twDest><twTotPathDel>10.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">6.666</twDelInfo><twComp>c3_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>8.802</twRouteDel><twTotDel>10.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.857</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twDest><twTotPathDel>10.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">6.666</twDelInfo><twComp>c3_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>8.689</twRouteDel><twTotDel>10.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X24Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X20Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X19Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">c3_control0&lt;0&gt;</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA" logResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="c3_control0&lt;0&gt;"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA" logResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="c3_control0&lt;0&gt;"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="c3_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  20  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  20  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 1.5625         HIGH 50%;</twConstName><twItemCnt>25325</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1632</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.248</twMinPer></twConstHead><twPathRptBanner iPaths="59" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC (SLICE_X5Y60.SR), 59 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.552</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twDest><twTotPathDel>9.124</twTotPathDel><twClkSkew dest = "0.335" src = "0.316">-0.019</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;2&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0113</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_011</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0821_inv_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twBEL></twPathDel><twLogDel>2.181</twLogDel><twRouteDel>6.943</twRouteDel><twTotDel>9.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.672</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twDest><twTotPathDel>8.994</twTotPathDel><twClkSkew dest = "0.335" src = "0.326">-0.009</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y50.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;2&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0113</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_011</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0821_inv_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twBEL></twPathDel><twLogDel>2.240</twLogDel><twRouteDel>6.754</twRouteDel><twTotDel>8.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.840</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twDest><twTotPathDel>8.838</twTotPathDel><twClkSkew dest = "0.335" src = "0.314">-0.021</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;2&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0113</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_011</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0821_inv_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twBEL></twPathDel><twLogDel>2.135</twLogDel><twRouteDel>6.703</twRouteDel><twTotDel>8.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="124" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X4Y61.SR), 124 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.080</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.594</twTotPathDel><twClkSkew dest = "0.336" src = "0.319">-0.017</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.121</twLogDel><twRouteDel>6.473</twRouteDel><twTotDel>8.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.131</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.537</twTotPathDel><twClkSkew dest = "0.456" src = "0.445">-0.011</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.847</twLogDel><twRouteDel>6.690</twRouteDel><twTotDel>8.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.180</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.493</twTotPathDel><twClkSkew dest = "0.456" src = "0.440">-0.016</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.942</twLogDel><twRouteDel>6.551</twRouteDel><twTotDel>8.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="124" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X4Y61.SR), 124 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.091</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>8.583</twTotPathDel><twClkSkew dest = "0.336" src = "0.319">-0.017</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>6.473</twRouteDel><twTotDel>8.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.142</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>8.526</twTotPathDel><twClkSkew dest = "0.456" src = "0.445">-0.011</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>6.690</twRouteDel><twTotDel>8.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.191</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>8.482</twTotPathDel><twClkSkew dest = "0.456" src = "0.440">-0.016</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>6.551</twRouteDel><twTotDel>8.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 1.5625
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (SLICE_X13Y44.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.040" src = "0.036">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y44.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (SLICE_X13Y44.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.040" src = "0.036">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y44.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (SLICE_X4Y51.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType="FF">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType='FF'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.064</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13-In1</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In11</twBEL><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.064</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_mcb_drp_clk</twDestClk><twPctLog>83.3</twPctLog><twPctRoute>16.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="114"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 1.5625
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="115" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="c3_mcb_drp_clk"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg&lt;7&gt;/CLK" logResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7/CK" locationPin="SLICE_X2Y50.CLK" clockNet="c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="118" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  20  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 12.5 PHASE 0.8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 12.5 PHASE 0.8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  20  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 12.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 12.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  20  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 1.5625 HIGH         50%;</twConstName><twItemCnt>20164</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4505</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.084</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 4 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.716</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>10.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5FULL</twSite><twDelType>Tmcbcko_FULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r&lt;83&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>c3_p0_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.945</twLogDel><twRouteDel>6.996</twRouteDel><twTotDel>10.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.995</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>10.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5FULL</twSite><twDelType>Tmcbcko_FULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.465</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>c3_p0_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.619</twLogDel><twRouteDel>7.043</twRouteDel><twTotDel>10.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.033</twSlack><twSrc BELType="FF">memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>6.639</twTotPathDel><twClkSkew dest = "0.336" src = "0.321">-0.015</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X14Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r&lt;83&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>c3_p0_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>4.738</twRouteDel><twTotDel>6.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RDEN), 3 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.918</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>10.720</twTotPathDel><twClkSkew dest = "0.465" src = "0.484">0.019</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>c3_p0_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_cmp_data_valid</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;94&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>c3_p0_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDEN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDCLK</twSite><twDelType>Tmcbdck_RDEN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.657</twLogDel><twRouteDel>7.063</twRouteDel><twTotDel>10.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.231</twSlack><twSrc BELType="FF">memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>6.422</twTotPathDel><twClkSkew dest = "0.465" src = "0.469">0.004</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X28Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;94&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>c3_p0_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDEN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDCLK</twSite><twDelType>Tmcbdck_RDEN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.604</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>6.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.803</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>5.835</twTotPathDel><twClkSkew dest = "0.465" src = "0.484">0.019</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.593</twDelInfo><twComp>c3_p0_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDEN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDCLK</twSite><twDelType>Tmcbdck_RDEN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.139</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>5.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4EN), 3 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.972</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>10.685</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>c3_p0_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_cmp_data_valid</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;94&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>c3_p0_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4EN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.657</twLogDel><twRouteDel>7.028</twRouteDel><twTotDel>10.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.261</twSlack><twSrc BELType="FF">memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>6.387</twTotPathDel><twClkSkew dest = "0.460" src = "0.469">0.009</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X28Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;94&gt;</twComp><twBEL>memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>c3_p0_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4EN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.604</twLogDel><twRouteDel>4.783</twRouteDel><twTotDel>6.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.857</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>5.800</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.593</twDelInfo><twComp>c3_p0_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/iDATA&lt;50&gt;</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4EN</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.139</twLogDel><twRouteDel>2.661</twRouteDel><twTotDel>5.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 1.5625 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X37Y60.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.128" src = "0.123">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X35Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X14Y59.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twTotPathDel>0.244</twTotPathDel><twClkSkew dest = "0.080" src = "0.081">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>0.108</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X19Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X18Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">c3_clk0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 1.5625 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.230" period="12.800" constraintValue="12.800" deviceLimit="3.570" freqLimit="280.112" physResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB" logResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y10.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="151" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.230" period="12.800" constraintValue="12.800" deviceLimit="3.570" freqLimit="280.112" physResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB" logResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="152" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.230" period="12.800" constraintValue="12.800" deviceLimit="3.570" freqLimit="280.112" physResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y10.CLKB" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO         TIMEGRP &quot;TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.044</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>24.956</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.044</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>c3_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>3.958</twRouteDel><twTotDel>5.044</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>24.961</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>c3_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>4.044</twRouteDel><twTotDel>5.039</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>25.102</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>c3_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>3.903</twRouteDel><twTotDel>4.898</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>27.903</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.097</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X27Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.462</twRouteDel><twTotDel>2.097</twTotDel><twDestClk twEdge ="twFalling">c3_control0&lt;13&gt;</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO
        TIMEGRP &quot;TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC&quot;
        TS_J_CLK DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="162"><twSlack>1.091</twSlack><twSrc BELType="FF">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X27Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.305</twLogDel><twRouteDel>0.786</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twFalling">c3_control0&lt;13&gt;</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="163"><twSlack>1.942</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>c3_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>1.375</twRouteDel><twTotDel>1.942</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="164"><twSlack>2.111</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>c3_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.111</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="165"><twSlack>2.145</twSlack><twSrc BELType="FF">gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>c3_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.649</twRouteDel><twTotDel>2.145</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="5" anchorID="166"><twConstRollup name="TS_J_CLK" fullName="TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="15.719" actualRollup="5.044" errors="0" errorRollup="0" items="3337" itemsRollup="12"/><twConstRollup name="TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO         TIMEGRP &quot;TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC&quot;         TS_J_CLK DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="5.044" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="167"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="18.738" errors="0" errorRollup="0" items="0" itemsRollup="45489"/><twConstRollup name="TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 1.5625         HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="9.248" actualRollup="N/A" errors="0" errorRollup="0" items="25325" itemsRollup="0"/><twConstRollup name="TS_memc3_infrastructure_inst_clk_2x_180" fullName="TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 12.5 PHASE 0.8 ns         HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_memc3_infrastructure_inst_clk_2x_0" fullName="TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 12.5 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 1.5625 HIGH         50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="11.084" actualRollup="N/A" errors="0" errorRollup="0" items="20164" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="168">0</twUnmetConstCnt><twDataSheet anchorID="169" twNameLen="15"><twClk2SUList anchorID="170" twDestWidth="10"><twDest>c3_sys_clk</twDest><twClk2SU><twSrc>c3_sys_clk</twSrc><twRiseRise>11.084</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="171"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>49258</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>9561</twConnCnt></twConstCov><twStats anchorID="172"><twMinPer>15.719</twMinPer><twFootnote number="1" /><twMaxFreq>63.617</twMaxFreq><twMaxFromToDel>5.044</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 12 15:06:23 2016 </twTimestamp></twFoot><twClientInfo anchorID="173"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 270 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
