#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jul 15 18:32:42 2025
# Process ID         : 207224
# Current directory  : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/sim
# Command line       : xsim -mode tcl -source {xsim.dir/tb_full_adder/xsim_script.tcl}
# Log file           : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/sim/xsim.log
# Journal file       : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/sim/xsim.jou
# Running On         : ucchash-pc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz
# CPU Frequency      : 3995.866 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 25054 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33644 MB
# Available Virtual  : 27897 MB
#-----------------------------------------------------------
source xsim.dir/tb_full_adder/xsim_script.tcl
# xsim {tb_full_adder} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
ðŸ”· Starting Full Adder Testbench
  âœ… Match: Sum=0 [A=0, B=0, Cin=0]
  âœ… Match: Cout=0 [A=0, B=0, Cin=0]
  âœ… Match: Sum=1 [A=0, B=0, Cin=1]
  âœ… Match: Cout=0 [A=0, B=0, Cin=1]
  âœ… Match: Sum=1 [A=0, B=1, Cin=0]
  âœ… Match: Cout=0 [A=0, B=1, Cin=0]
  âœ… Match: Sum=0 [A=0, B=1, Cin=1]
  âœ… Match: Cout=1 [A=0, B=1, Cin=1]
  âœ… Match: Sum=1 [A=1, B=0, Cin=0]
  âœ… Match: Cout=0 [A=1, B=0, Cin=0]
  âœ… Match: Sum=0 [A=1, B=0, Cin=1]
  âœ… Match: Cout=1 [A=1, B=0, Cin=1]
  âœ… Match: Sum=0 [A=1, B=1, Cin=0]
  âœ… Match: Cout=1 [A=1, B=1, Cin=0]
  âœ… Match: Sum=1 [A=1, B=1, Cin=1]
  âœ… Match: Cout=1 [A=1, B=1, Cin=1]
-------------------------------------------------
Test Summary: 16 passed, 0 failed
  ðŸŽ‰ All tests passed successfully!
-------------------------------------------------
 Testbench completed.
$finish called at time : 80 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/tb/tb_full_adder.sv" Line 37
exit
INFO: [Common 17-206] Exiting xsim at Tue Jul 15 18:32:45 2025...
