From 12b967b00cc0cd323498707640752ea884316f6a Mon Sep 17 00:00:00 2001
From: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Date: Thu, 11 May 2017 13:21:18 +0530
Subject: [PATCH 077/532] clk: zynqmp: Set parent rate for gem2 gate

commit b4945def5c1fda4f14f75fcf5b983edbcc9fdab8 from
https://github.com/Xilinx/linux-xlnx.git

The idea is to prevent the pll rate change.
This should be done for the divisors.
However the gate can set its parent rate.
The patch fixes the same.
Fixes 1e4ad4715134318cce2c551d9d6b9659da8c8dbc

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/clk/zynqmp/clkc.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/zynqmp/clkc.c b/drivers/clk/zynqmp/clkc.c
index d9f7e71..668951a 100644
--- a/drivers/clk/zynqmp/clkc.c
+++ b/drivers/clk/zynqmp/clkc.c
@@ -908,7 +908,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			(resource_size_t *)CRL_APB_GEM2_REF_CTRL, 26, 0);
 	clks[gem2_ref] = zynqmp_clk_register_gate(NULL,
 			clk_output_name[gem2_ref], "gem2_ref_div1",
-			0,
+			CLK_SET_RATE_PARENT,
 			(resource_size_t *)CRL_APB_GEM2_REF_CTRL, 25, 0);
 
 
-- 
2.7.4

