fifo_generator_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
