

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Dec 12 14:59:35 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1769583|  1769863|  1769584|  1769864|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  12740|  12740|       260|          -|          -|    49|    no    |
        | + Loop 1.1  |    258|    258|         2|          -|          -|   129|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond11)
	3  / (!exitcond11)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_25 [1/1] 0.00ns
:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !161

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !167

ST_1: stg_11 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: stage1 [1/1] 0.00ns
:5  %stage1 = alloca [6321 x float], align 4

ST_1: stg_13 [1/1] 1.57ns
:6  br label %.loopexit


 <State 2>: 1.96ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i6 [ 0, %0 ], [ %i_6, %.preheader ]

ST_2: exitcond11 [1/1] 1.94ns
.loopexit:1  %exitcond11 = icmp eq i6 %i, -15

ST_2: empty_26 [1/1] 0.00ns
.loopexit:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i_6 [1/1] 1.72ns
.loopexit:3  %i_6 = add i6 %i, 1

ST_2: stg_18 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond11, label %2, label %.preheader.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_cast = zext i6 %i to i14

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:1  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %i, i7 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader.preheader:2  %p_shl_cast = zext i13 %tmp to i14

ST_2: tmp_s [1/1] 1.96ns
.preheader.preheader:3  %tmp_s = add i14 %tmp_cast, %p_shl_cast

ST_2: stg_23 [1/1] 1.57ns
.preheader.preheader:4  br label %.preheader

ST_2: output1 [2/2] 0.00ns
:0  %output1 = call fastcc i1 @dut_mel_into_dct([6321 x float]* %stage1)


 <State 3>: 7.08ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i8 [ %j_5, %1 ], [ 0, %.preheader.preheader ]

ST_3: exitcond [1/1] 2.00ns
.preheader:1  %exitcond = icmp eq i8 %j, -127

ST_3: empty_27 [1/1] 0.00ns
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 129, i64 129, i64 129)

ST_3: j_5 [1/1] 1.72ns
.preheader:3  %j_5 = add i8 %j, 1

ST_3: stg_29 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_V_1 [1/1] 4.38ns
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_3: tmp_34 [1/1] 0.00ns
:2  %tmp_34 = bitcast i32 %tmp_V_1 to float

ST_3: tmp_38_cast [1/1] 0.00ns
:3  %tmp_38_cast = zext i8 %j to i14

ST_3: tmp_35 [1/1] 1.96ns
:4  %tmp_35 = add i14 %tmp_s, %tmp_38_cast

ST_3: tmp_55_cast [1/1] 0.00ns
:5  %tmp_55_cast = zext i14 %tmp_35 to i64

ST_3: stage1_addr [1/1] 0.00ns
:6  %stage1_addr = getelementptr [6321 x float]* %stage1, i64 0, i64 %tmp_55_cast

ST_3: stg_36 [1/1] 2.71ns
:7  store float %tmp_34, float* %stage1_addr, align 4


 <State 4>: 4.38ns
ST_4: tmp_V_3_0 [1/1] 4.38ns
:1  %tmp_V_3_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_4: stg_38 [1/1] 0.00ns
:8  br label %.preheader


 <State 5>: 8.26ns
ST_5: output1 [1/2] 3.89ns
:0  %output1 = call fastcc i1 @dut_mel_into_dct([6321 x float]* %stage1)

ST_5: output [1/1] 0.00ns
:1  %output = zext i1 %output1 to i32

ST_5: stg_41 [1/1] 4.38ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output)


 <State 6>: 4.38ns
ST_6: stg_42 [1/1] 4.38ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1)

ST_6: stg_43 [1/1] 0.00ns
:4  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
