digraph "1_linux_f3747379accba8e95d70cec0eae0582c8c182050@API" {
"1000275" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = msr_data)"];
"1000211" [label="(Call,(u16)msr_data)"];
"1000180" [label="(Call,msr_data & 0xfffc)"];
"1000191" [label="(Call,msr_data == 0x0)"];
"1000191" [label="(Call,msr_data == 0x0)"];
"1000275" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = msr_data)"];
"1000183" [label="(Literal,0x0)"];
"1000180" [label="(Call,msr_data & 0xfffc)"];
"1000193" [label="(Literal,0x0)"];
"1000182" [label="(Literal,0xfffc)"];
"1000198" [label="(ControlStructure,break;)"];
"1000179" [label="(Call,(msr_data & 0xfffc) == 0x0)"];
"1000265" [label="(Call,ctxt->_eip = msr_data)"];
"1000280" [label="(Identifier,msr_data)"];
"1000209" [label="(Call,cs_sel = (u16)msr_data)"];
"1000190" [label="(ControlStructure,if (msr_data == 0x0))"];
"1000181" [label="(Identifier,msr_data)"];
"1000192" [label="(Identifier,msr_data)"];
"1000211" [label="(Call,(u16)msr_data)"];
"1000276" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000283" [label="(MethodReturn,static int)"];
"1000282" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000213" [label="(Identifier,msr_data)"];
"1000105" [label="(Block,)"];
"1000196" [label="(Identifier,ctxt)"];
"1000275" -> "1000105"  [label="AST: "];
"1000275" -> "1000280"  [label="CFG: "];
"1000276" -> "1000275"  [label="AST: "];
"1000280" -> "1000275"  [label="AST: "];
"1000282" -> "1000275"  [label="CFG: "];
"1000275" -> "1000283"  [label="DDG: msr_data"];
"1000275" -> "1000283"  [label="DDG: *reg_write(ctxt, VCPU_REGS_RSP)"];
"1000211" -> "1000275"  [label="DDG: msr_data"];
"1000211" -> "1000209"  [label="AST: "];
"1000211" -> "1000213"  [label="CFG: "];
"1000212" -> "1000211"  [label="AST: "];
"1000213" -> "1000211"  [label="AST: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000211" -> "1000209"  [label="DDG: msr_data"];
"1000180" -> "1000211"  [label="DDG: msr_data"];
"1000191" -> "1000211"  [label="DDG: msr_data"];
"1000211" -> "1000265"  [label="DDG: msr_data"];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000183" -> "1000180"  [label="CFG: "];
"1000180" -> "1000283"  [label="DDG: msr_data"];
"1000180" -> "1000179"  [label="DDG: msr_data"];
"1000180" -> "1000179"  [label="DDG: 0xfffc"];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000193"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000193" -> "1000191"  [label="AST: "];
"1000196" -> "1000191"  [label="CFG: "];
"1000198" -> "1000191"  [label="CFG: "];
"1000191" -> "1000283"  [label="DDG: msr_data == 0x0"];
"1000191" -> "1000283"  [label="DDG: msr_data"];
}
