Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Feb 21 04:48:40 2018
| Host         : T3400 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file KC705_Gen2x8If128_control_sets_placed.rpt
| Design       : KC705_Gen2x8If128
| Device       : xc7k325t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   698 |
| Unused register locations in slices containing registers |  1841 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9869 |         2850 |
| No           | No                    | Yes                    |             892 |          291 |
| No           | Yes                   | No                     |            9898 |         3319 |
| Yes          | No                    | No                     |            7013 |         1941 |
| Yes          | No                    | Yes                    |             312 |           69 |
| Yes          | Yes                   | No                     |            2671 |          782 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                                   Enable Signal                                                                                                  |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                       |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                  |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/rMaxPayloadTrain[2]_i_1_n_0                                                                                                                               |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/rMaxPayloadShift[1]_i_1__0_n_0                                                                                                                            |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                   |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                  |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                      |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                       |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                         |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg            |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                     |                1 |              1 |
|  riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg        |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirClr                                                                                                                                  |                1 |              1 |
|  riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg            |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                     |                1 |              1 |
|  riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg            |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                     |                1 |              1 |
|  riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg        |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirClr                                                                                                                                  |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg            |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirClr                                                                                                                                      |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg        |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirClr                                                                                                                                  |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                       |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                              |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                        |                2 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                       |                2 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/user_reset_out_i_1_n_0                                                                                                                                                                   |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                           |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                            |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                               |                2 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                               |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                               |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                   |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                      |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                      |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                    |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                |                2 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                   |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                               |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                    |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                    |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                    |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                      |                3 |              3 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selWr/_rReqChnlNextUpdated                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selWr/rReqChnl[3]_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/invdar1_reg_2970                                                                                                                                                     | chnl_user_app/procUnitWrapper/procUnit/inst/invdar1_reg_297                                                                                                                                                          |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/RST00_out                                                                                                                                                 |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/rDataOut_reg[3]_0[0]                                                                                                                                               |                                                                                                                                                                                                                      |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/sgListReader/RST0                                                                                                                                                |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/RST00_out                                                                                                                                                 |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                      |                4 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/RST00_out                                                                                                                                                 |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                       |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                      |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                            | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SR[0]                                                                                                                                                   |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/_rTxEngRdReqAck                                                                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selRd/p_0_in                                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_dcommand[14]                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selRd/_rReqChnlNextUpdated                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rWrAck[3]_i_1_n_0                                                                                                                                                   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                                | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/sgListReader/RST0_3                                                                                                                                              |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                                                       |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/RST0_0                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/sgListReader/RST0_2                                                                                                                                              |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                              |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_4                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                                                                 |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_3                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_2                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rAckRdData_reg[0]                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_1                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData[1][64]_i_1_n_0                                                                                      |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                  |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                   |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                  |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                       |                2 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_5                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_6                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                                                                        |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                         | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state20                                                                                                                                                    |                                                                                                                                                                                                                      |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state3                                                                                                                                                     |                                                                                                                                                                                                                      |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/col2_reg_3750                                                                                                                                                        |                                                                                                                                                                                                                      |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                     |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rLen[4]_i_1__3_n_0                                                                                                                                        |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                            | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rWrDataRen[3]_i_2_n_0                                                                                                                                               | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rWrDataRen[3]_i_1_n_0                                                                                                                                                   |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[11][0]                                                                | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                     |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rTagCurr_1                                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rTagCurr[4]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                      |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/hdr_register_127_64/WR_EN0                                                                                                                        |                                                                                                                                                                                                                      |                4 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/rLen[4]_i_1__5_n_0                                                                                                                                        |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0]_1[0]                                | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                                                        |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/invdar_reg_285012_out                                                                                                                                                | chnl_user_app/procUnitWrapper/procUnit/inst/invdar_reg_2850                                                                                                                                                          |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                               | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                          |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                                       | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__4_n_0                                                                                                                           |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/node_out_strm_V_write                                                                                                                                                | chnl_user_app/procUnitWrapper/procUnit/inst/col2_reg_3750                                                                                                                                                            |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].perfifo_ctr_inst/rCtrValue                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].perfifo_ctr_inst/rCtrValue                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/rLen[4]_i_1__7_n_0                                                                                                                                        |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                                |                                                                                                                                                                                                                      |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0]_0[0]                                | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0][0]                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/i___101_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                |                1 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                          | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                             | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rErrLast                                                                                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/_rMainState                                                                                                                                           | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/i___101_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rMainState                                                                                                                                           | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state19                                                                                                                                                    |                                                                                                                                                                                                                      |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                 |                4 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/_rMainState                                                                                                                                           | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                           | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/row1_reg_36407_out                                                                                                                                                   | chnl_user_app/procUnitWrapper/procUnit/inst/row1_reg_3640                                                                                                                                                            |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/i___99_n_0                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]                                                                                                              |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/src_reg_30805_out                                                                                                                                                    | chnl_user_app/procUnitWrapper/procUnit/inst/src_reg_3080                                                                                                                                                             |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                        |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                      |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                        |                3 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/dst_reg_2740                                                                                                                                                         | chnl_user_app/procUnitWrapper/procUnit/inst/dst_reg_274                                                                                                                                                              |                1 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state5                                                                                                                                                     |                                                                                                                                                                                                                      |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state2                                                                                                                                                     |                                                                                                                                                                                                                      |                2 |              7 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/i___107_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/monitor/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/i___109_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/i___107_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rTxState_reg[1]_1[0]                                                                                                                                      |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                     |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                         |                                                                                                                                                                                                                      |                1 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/_rRxState                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                      |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                           |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rRxState                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                5 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/i___109_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                    |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rRxState                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                               |                                                                                                                                                                                                                      |                1 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                     |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                       |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                      |                1 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0]   |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                         | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                       |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                     |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                          |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                       | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                     |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                       | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                     |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/_rRxState                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                          | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                 |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rTxState                                                                                                                                             | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/SR[0]                                                                                                                                                    |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/i___105_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rTxState_reg[1]_2[0]                                                                                                                                      |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                                        | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                5 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/i___107_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                              | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                4 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rWords_0                                                                                                                                                               |                                                                                                                                                                                                                      |                4 |              9 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData[1][10]_i_1__0_n_0                                                     |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0[0]                                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_3[0]                                           |                                                                                                                                                                                                                      |                5 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0[0]                                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/_wTxMuxSelectReady                                                                     |                                                                                                                                                                                                                      |                4 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                               | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                   | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                4 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rDataAddr[9]_i_1_n_0                                                                                                                                                   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                4 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                       |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                       |                                                                                                                                                                                                                      |                4 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                     |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rAckCount_reg[0]_0[0]                                                                                                                                     |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rAckCount_reg[0]_1[0]                                                                                                                                     |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rAckCount_reg[0]_2[0]                                                                                                                                     |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/rAckCount[9]_i_1__2_n_0                                                                                                                                   |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |             10 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                      |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                     |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_7[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_2[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_3[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_1[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_4[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_0[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0][0]                                                                                                                                              |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/rAckCount_reg[0]_8[0]                                                                                                                                            |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/node_in_strm_V_read                                                                                                                                                  | chnl_user_app/procUnitWrapper/procUnit/inst/col_reg_3420                                                                                                                                                             |                6 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/rRST                                                                                                                                                  |                2 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                |                2 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                2 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                  | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                3 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/rDataOut_reg[3]_0[0]                                                                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                2 |             12 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |                4 |             13 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                  |               15 |             15 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/sel                                                                          | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/clear                                                    |                4 |             15 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                                   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/clear                                                    |                4 |             15 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/hdr_register_127_64/WR_EN0                                                                                                                        |                                                                                                                                                                                                                      |                7 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                         |                                                                                                                                                                                                                      |                6 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                 |                                                                                                                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                                      |                5 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                         |                                                                                                                                                                                                                      |                6 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                          |                                                                                                                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                     |                                                                                                                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                      |                5 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                   |                7 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                      |                2 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                            |                                                                                                                                                                                                                      |                2 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                                                                                                   |                6 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                               |                                                                                                                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | PCIeGen2x8If128_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                            | PCIeGen2x8If128_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                                     |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                      |                7 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                         |                                                                                                                                                                                                                      |               10 |             16 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rCplH_reg[0][0]                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                      |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                      |                6 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                      |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                      |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                9 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |               10 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                9 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |               10 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                9 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |               10 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |               12 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |                9 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                7 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/txPort/buffer/rRdPtr[9]_i_1_n_0                                                                                                                                     | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/txPort/buffer/rRAM_reg_1_i_1_n_0                                                                                                                                    | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                7 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/rRAM_reg_1_i_1_n_0                                                                                                                                    | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/rRdPtr[9]_i_1_n_0                                                                                                                                     | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/rRAM_reg_0_i_1_n_0                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                6 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/txPort/buffer/rRdPtr[9]_i_1_n_0                                                                                                                                     | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/rRdPtr[9]_i_1_n_0                                                                                                                                     | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                         | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                                         | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                         | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/txPort/buffer/rRAM_reg_1_i_1_n_0                                                                                                                                    | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                         | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                                         | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/rRdPtr[10]_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                5 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/rRdPtr[10]_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                5 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                              |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRdPtr[10]_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                4 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/rRAM_reg_0_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                7 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                              |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/rRAM_reg_0_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                7 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                              |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[1]   |                8 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/rRAM_reg_0_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                4 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                              |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRdPtr[10]_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                4 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRAM_reg_0_i_1__0__0_n_0                                                                                                                                     | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRAM_reg_0_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                7 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/phi_mul_reg_330011_out                                                                                                                                               | chnl_user_app/procUnitWrapper/procUnit/inst/phi_mul_reg_3300                                                                                                                                                         |                8 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state6                                                                                                                                                     |                                                                                                                                                                                                                      |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/rRdPtr[10]_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                4 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][81]                                                                                                                            |               13 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/rRdPtr[10]_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/rRAM_reg_0_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                7 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                             |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                             |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                             |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/gen_stages[1].rData[1][83]_i_1_n_0                                                                                                                      |               13 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRdPtr[10]_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                5 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRdPtr[10]_i_1_n_0                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRAM_reg_0_i_1__0_n_0                                                                                                                                        | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                    |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRAM_reg_0_i_1__0__0_n_0                                                                                                                                     | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                    |                5 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                              |                6 |             22 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                      |                3 |             24 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                      |                3 |             24 |
|                                                                                               |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                3 |             24 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |               10 |             25 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |               10 |             25 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                9 |             25 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/SR[0]                                                                                                                                                     |                7 |             25 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out_0                                                                                                                                  |                                                                                                                                                                                                                      |               10 |             27 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/itck_i                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                  |                8 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                  |                8 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                  |                8 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                      |                                                                                                                                                                                                                      |                8 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                           |                                                                                                                                                                                                                      |                9 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                      |                5 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                      |                                                                                                                                                                                                                      |                6 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                           |                                                                                                                                                                                                                      |                6 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                           |                                                                                                                                                                                                                      |                4 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                      |                                                                                                                                                                                                                      |                5 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___0_n_0                                                                                                                                                                       |               13 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/rReadWords0                                                                                                                                           |                                                                                                                                                                                                                      |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/Q[0]                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                          |                                                                                                                                                                                                                      |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state17                                                                                                                                                    |                                                                                                                                                                                                                      |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_state18                                                                                                                                                    | chnl_user_app/procUnitWrapper/procUnit/inst/i_reg_353                                                                                                                                                                |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/i___44_n_0                                                                                                                                                                      |               18 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___45_n_0                                                                                                                                                                      |               13 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/p_4_in                                                                                                                                                               |                                                                                                                                                                                                                      |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___46_n_0                                                                                                                                                                      |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___23_n_0                                                                                                                                                                      |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/i___43_n_0                                                                                                                                                                      |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                        |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                          |                                                                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___173_n_0                                                                                                                                                                     |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/rReadWords0                                                                                                                                           |                                                                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/i___21_n_0                                                                                                                                                                      |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___22_n_0                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___175_n_0                                                                                                                                                                     |               13 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/node_in_bram_U/top_node_in_bram_ram_U/metadata_strm_V_read                                                                                                           |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___174_n_0                                                                                                                                                                     |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___173_n_0                                                                                                                                                                     |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___0_n_0                                                                                                                                                                       |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/i___171_n_0                                                                                                                                                                     |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rClear[31]_i_1_n_0                                                                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i__n_0                                                                                                                                                                          |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___46_n_0                                                                                                                                                                      |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/i___45_n_0                                                                                                                                                                      |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/i___172_n_0                                                                                                                                                                     |               13 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/i___20_n_0                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                     |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/Q[0]                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                         |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                         |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i__n_0                                                                                                                                                                          |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___22_n_0                                                                                                                                                                      |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |               13 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___23_n_0                                                                                                                                                                      |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[31][0]                                                            | chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                 |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___175_n_0                                                                                                                                                                     |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[31][0]                                                                  | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                       |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                       |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                         |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                         |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___23_n_0                                                                                                                                                                      |               14 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/i___174_n_0                                                                                                                                                                     |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/cnt_0_reg[31]                                                                                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___46_n_0                                                                                                                                                                      |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___0_n_0                                                                                                                                                                       |               15 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][37][0]                                    |                                                                                                                                                                                                                      |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][2][0]                                     |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___134_n_0                                                                                                                                                                     |               15 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___135_n_0                                                                                                                                                                     |               14 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___136_n_0                                                                                                                                                                     |               11 |             32 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                         |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___45_n_0                                                                                                                                                                      |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                         |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[3]                                                          |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[2]                                                          |                                                                                                                                                                                                                      |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                          |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                        |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                           |                                                                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[1]                                                          |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[0]                                                          |                                                                                                                                                                                                                      |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                              |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/Q[0]                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][37][0]                                                                                                                              |                                                                                                                                                                                                                      |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/Q[0]                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                         |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rDoneLen                                                                                                                                             | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                         |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                        |               14 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i__n_0                                                                                                                                                                          |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[1]                                  |                                                                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[0]                                  |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][31][0]                    |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][31]_0[0]                  |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rReadWords0                                                                                                                                           |                                                                                                                                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                          |                                                                                                                                                                                                                      |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/i___22_n_0                                                                                                                                                                      |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                7 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/gen_stages[1].rData_reg[1][1][0]                                     |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                                   |                                                                                                                                                                                                                      |               11 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                                                                           |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                                         |                                                                                                                                                                                                                      |                5 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                           |                                                                                                                                                                                                                      |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_1[0]                                           |                                                                                                                                                                                                                      |                5 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]                                           |                                                                                                                                                                                                                      |                5 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/gen_stages[1].rData_reg[1][1][0]                                     |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/E[0]                                                 |                                                                                                                                                                                                                      |                7 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0][0]                     |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                   |                                                                                                                                                                                                                      |                5 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_1[0]                   |                                                                                                                                                                                                                      |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                      |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rOffLast                                                                                                                                             |                                                                                                                                                                                                                      |               12 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               12 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               11 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               10 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                       |                                                                                                                                                                                                                      |               18 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                      |               10 |             34 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                      |               14 |             34 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                      |               10 |             34 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                      |               10 |             34 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                               |                                                                                                                                                                                                                      |                7 |             34 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][62][0]                                                                                                                              |                                                                                                                                                                                                                      |                7 |             37 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out                                                                                                                                    |                                                                                                                                                                                                                      |               13 |             37 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/procUnit/inst/edge_strm_V_c_read                                                                                                                                                   |                                                                                                                                                                                                                      |                8 |             37 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     | chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                    |                8 |             38 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                      |                6 |             48 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               23 |             49 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                  |                                                                                                                                                                                                                      |               11 |             53 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                           |                                                                                                                                                                                                                      |               12 |             53 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                    |               45 |             54 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               26 |             58 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/Q[1]                                                                                                                                                      |               16 |             62 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/Q[1]                                                                                                                                                      |               16 |             62 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/Q[1]                                                                                                                                                      |               16 |             62 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/Q[1]                                                                                                                                                      |               16 |             62 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                      |               16 |             64 |
|  dbg_hub/inst/itck_i                                                                          |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               28 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                      |               16 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                           |                                                                                                                                                                                                                      |               15 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |               33 |             66 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][108][0]                                                                                                                             |                                                                                                                                                                                                                      |               25 |             69 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               23 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               22 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               26 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selRd/rRdAddr_reg[0]                                                                                                                                                    |               22 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/txPort/writer/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               28 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selWr/rWrAddr_reg[0]                                                                                                                                                    |               25 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               21 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/txPort/writer/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               27 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                                       |                                                                                                                                                                                                                      |               23 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               23 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                          |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               32 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                                                    |               19 |             75 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                                                    |               19 |             75 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[2].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                                                    |               19 |             75 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                                                    |               19 |             75 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                             |               42 |             79 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               12 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               16 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               15 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               12 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               12 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               13 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               12 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               13 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               13 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               13 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               16 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               12 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               14 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               15 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               12 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               13 |             81 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rWrDataRen[3]_i_2_n_0                                                                                                                                               |                                                                                                                                                                                                                      |               23 |             82 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                      |               21 |             83 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                                                                     |               22 |             85 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/AR[0]                                                                                                                                                     |               21 |             85 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/rxPort/reader/AR[0]                                                                                                                                                     |               24 |             85 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/i___220_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               24 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rCapState                                                                                                                                      |                                                                                                                                                                                                                      |               30 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/i___259_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               30 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                  |                                                                                                                                                                                                                      |               19 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/i___292_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               33 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/i___259_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               31 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/i___292_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               32 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/i___259_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               23 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[2].channel/i___226_n_0                                                                                                                                                                 |                                                                                                                                                                                                                      |               33 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                           |                                                                                                                                                                                                                      |               30 |             99 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                           |                                                                                                                                                                                                                      |               33 |            111 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                      |               24 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/sel0[3]                                                                                                                                                                 |               24 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                      |               25 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                      |               47 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                      |               46 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[3].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                      |               53 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[127][0]                                                          | chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                |               24 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/i___221_n_0                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/i___221__1_n_0                                                                                                                                                                  |               22 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                      |               36 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                   |                                                                                                                                                                                                                      |               22 |            131 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                   |                                                                                                                                                                                                                      |               23 |            131 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |               37 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/gen_stages[1].rData_reg[1][131]_1[0]                                                                                                  |                                                                                                                                                                                                                      |               36 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][133][0]           |                                                                                                                                                                                                                      |               45 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                                         |                                                                                                                                                                                                                      |               24 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady__0                                                                                                                      |                                                                                                                                                                                                                      |               37 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                        |               34 |            144 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][173][0]                   |                                                                                                                                                                                                                      |               23 |            157 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][173][0]                   |                                                                                                                                                                                                                      |               25 |            157 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                                    |               41 |            165 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/rRAM_reg_0_7_0_5_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                      |               22 |            176 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |               74 |            240 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/user_reset_out                                                                                                                                                                           |               74 |            317 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                                                   |              163 |            590 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/RST                                                                                                                                                                |              226 |            692 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                            |              233 |            692 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                |              411 |           1137 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  | riffa/riffa_inst/channels[3].channel/channel/txPort/AR[0]                                                                                                                                                            |              984 |           2594 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |             2879 |          10300 |
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 2      |                    17 |
| 3      |                    24 |
| 4      |                    98 |
| 5      |                    44 |
| 6      |                    17 |
| 7      |                    10 |
| 8      |                    50 |
| 9      |                     1 |
| 10     |                    27 |
| 11     |                    10 |
| 12     |                     6 |
| 13     |                     2 |
| 14     |                     1 |
| 15     |                     3 |
| 16+    |                   362 |
+--------+-----------------------+


