{"version":"1.1.0","info":[["/home/vinhkhang/Documents/mips/rtl/alu.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/controlunit.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/datamem.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/inmem.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/pc.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/regfile.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[null,["/home/vinhkhang/Documents/mips/rtl/alu.v","/home/vinhkhang/Documents/mips/rtl/sign_extend.v","/home/vinhkhang/Documents/mips/rtl/controlunit.v","/home/vinhkhang/Documents/mips/rtl/datamem.v","/home/vinhkhang/Documents/mips/rtl/inmem.v","/home/vinhkhang/Documents/mips/rtl/pc.v","/home/vinhkhang/Documents/mips/rtl/regfile.v"],null,null,[["/home/vinhkhang/Documents/mips/rtl/datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/mips/tb/alu_tb.v",[[[[[["alu",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[1,19]]],[[["alu_op1",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,4],[1,29]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,22],[1,29]]],["alu"],["port","wire"]],["alu_op2",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,31],[1,38]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,31],[1,38]]],["alu"],["port","alu_op1"]],["alu_control",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[2,4],[2,32]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[2,21],[2,32]]],["alu"],["port","wire"]],["alu_result",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[3,4],[3,32]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[3,22],[3,32]]],["alu"],["port","reg"]],["alu_zero",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[4,4],[4,19]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[4,11],[4,19]]],["alu"],["port","output"]],["COMPLEMENT",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[6,0],[6,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[6,10],[6,20]]],["alu"],["parameter"]],["AND",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[7,0],[7,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[7,10],[7,13]]],["alu"],["parameter"]],["XOR",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[8,0],[8,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[8,10],[8,13]]],["alu"],["parameter"]],["OR",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[9,0],[9,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[9,10],[9,12]]],["alu"],["parameter"]],["DECREMENT",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[10,0],[10,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[10,10],[10,19]]],["alu"],["parameter"]],["ADD",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[11,0],[11,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[11,10],[11,13]]],["alu"],["parameter"]],["SUB",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[12,0],[12,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[12,10],[12,13]]],["alu"],["parameter"]],["INCREMENT",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[13,0],[13,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[13,10],[13,19]]],["alu"],["parameter"]]]]],[[["alu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[90,8]],[[["op1",[[4,4],[4,18]],[[4,15],[4,18]],["alu_tb"],["variable","reg"]],["op2",[[4,4],[4,23]],[[4,20],[4,23]],["alu_tb"],["variable","op1"]],["alu_control",[[5,4],[5,25]],[[5,14],[5,25]],["alu_tb"],["variable","reg"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["alu_tb"],["variable","wire"]],["zero",[[9,4],[9,13]],[[9,9],[9,13]],["alu_tb"],["variable","wire"]],["alu_inst",[[12,4],[18,5]],[[12,8],[12,16]],["alu_tb"],["instance","alu"]]]]]],["/home/vinhkhang/Documents/mips/rtl/alu.v"]],null,0]],["/home/vinhkhang/Documents/mips/tb/controlunit_tb.v",[[[[[["controlunit",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[1,27]]],[[["controlunit_opcode",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[1,4],[1,34]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[1,16],[1,34]]],["controlunit"],["port","input"]],["controlunit_funct",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[2,4],[2,33]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[2,16],[2,33]]],["controlunit"],["port","input"]],["controlunit_RegDst",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,4],[3,33]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,15],[3,33]]],["controlunit"],["port","reg"]],["controlunit_MemRead",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,35],[3,54]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,35],[3,54]]],["controlunit"],["port","controlunit_RegDst"]],["controlunit_MemWrite",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,56],[3,76]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,56],[3,76]]],["controlunit"],["port","controlunit_MemRead"]],["controlunit_MemToReg",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,78],[3,98]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,78],[3,98]]],["controlunit"],["port","controlunit_MemWrite"]],["controlunit_ALUSrc",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,100],[3,118]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,100],[3,118]]],["controlunit"],["port","controlunit_MemToReg"]],["controlunit_RegWrite",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,120],[3,140]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,120],[3,140]]],["controlunit"],["port","controlunit_ALUSrc"]],["controlunit_alu_control",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[4,4],[4,44]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[4,21],[4,44]]],["controlunit"],["port","reg"]]]]],[[["controlunit_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[61,8]],[[["opcode",[[4,4],[4,20]],[[4,14],[4,20]],["controlunit_tb"],["variable","reg"]],["funct",[[5,4],[5,19]],[[5,14],[5,19]],["controlunit_tb"],["variable","reg"]],["RegDst",[[8,4],[8,15]],[[8,9],[8,15]],["controlunit_tb"],["variable","wire"]],["MemRead",[[8,4],[8,24]],[[8,17],[8,24]],["controlunit_tb"],["variable","RegDst"]],["MemWrite",[[8,4],[8,34]],[[8,26],[8,34]],["controlunit_tb"],["variable","MemRead"]],["MemToReg",[[8,4],[8,44]],[[8,36],[8,44]],["controlunit_tb"],["variable","MemWrite"]],["ALUSrc",[[8,4],[8,52]],[[8,46],[8,52]],["controlunit_tb"],["variable","MemToReg"]],["RegWrite",[[8,4],[8,62]],[[8,54],[8,62]],["controlunit_tb"],["variable","ALUSrc"]],["ALU_Control",[[9,4],[9,26]],[[9,15],[9,26]],["controlunit_tb"],["variable","wire"]],["controlunit_inst",[[12,4],[22,5]],[[12,16],[12,32]],["controlunit_tb"],["instance","controlunit"]]]]]],["/home/vinhkhang/Documents/mips/rtl/controlunit.v"]],null,0]],["/home/vinhkhang/Documents/mips/tb/datamem_tb.v",[[[[[["datamem",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[1,23]]],[[["datamem_clk",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[1,15],[1,26]]],["datamem"],["port","wire"]],["datamem_MemWrite",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,15],[2,31]]],["datamem"],["port","wire"]],["datamem_MemRead",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,33],[2,48]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,33],[2,48]]],["datamem"],["port","datamem_MemWrite"]],["datamem_address",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[3,22],[3,37]]],["datamem"],["port","wire"]],["datamem_Write",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[4,4],[4,35]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[4,22],[4,35]]],["datamem"],["port","wire"]],["datamem_Read",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[5,4],[5,34]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[5,22],[5,34]]],["datamem"],["port","reg"]],["Mem",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[7,0],[7,23]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[7,11],[7,14]]],["datamem"],["variable","reg"]]]]],[[["datamem_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[102,8]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["datamem_tb"],["variable","reg"]],["MemWrite",[[5,4],[5,16]],[[5,8],[5,16]],["datamem_tb"],["variable","reg"]],["MemRead",[[5,4],[5,25]],[[5,18],[5,25]],["datamem_tb"],["variable","MemWrite"]],["Address",[[6,4],[6,22]],[[6,15],[6,22]],["datamem_tb"],["variable","reg"]],["WriteData_Mem",[[7,4],[7,28]],[[7,15],[7,28]],["datamem_tb"],["variable","reg"]],["ReadData_Mem",[[10,4],[10,28]],[[10,16],[10,28]],["datamem_tb"],["variable","wire"]],["datamem_inst",[[13,4],[20,5]],[[13,12],[13,24]],["datamem_tb"],["instance","datamem"]]]]]],["/home/vinhkhang/Documents/mips/rtl/datamem.v"]],null,0]],["/home/vinhkhang/Documents/mips/tb/datapath_tb.v",[[[[[["alu",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[0,19]]],[[["alu_op1",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,4],[1,29]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,22],[1,29]]],["alu"],["port","wire"]],["alu_op2",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,31],[1,38]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[1,31],[1,38]]],["alu"],["port","alu_op1"]],["alu_control",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[2,4],[2,32]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[2,21],[2,32]]],["alu"],["port","wire"]],["alu_result",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[3,4],[3,32]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[3,22],[3,32]]],["alu"],["port","reg"]],["alu_zero",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[4,4],[4,19]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[4,11],[4,19]]],["alu"],["port","output"]],["COMPLEMENT",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[6,0],[6,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[6,10],[6,20]]],["alu"],["parameter"]],["AND",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[7,0],[7,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[7,10],[7,13]]],["alu"],["parameter"]],["XOR",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[8,0],[8,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[8,10],[8,13]]],["alu"],["parameter"]],["OR",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[9,0],[9,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[9,10],[9,12]]],["alu"],["parameter"]],["DECREMENT",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[10,0],[10,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[10,10],[10,19]]],["alu"],["parameter"]],["ADD",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[11,0],[11,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[11,10],[11,13]]],["alu"],["parameter"]],["SUB",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[12,0],[12,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[12,10],[12,13]]],["alu"],["parameter"]],["INCREMENT",["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[13,0],[13,31]]],["file:///home/vinhkhang/Documents/mips/rtl/alu.v",[[13,10],[13,19]]],["alu"],["parameter"]]]]],[[["sign_extend",["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[0,0],[3,2]]],["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[1,27]]],[[["signextend_in",["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[1,4],[1,30]]],["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[1,17],[1,30]]],["sign_extend"],["port","input"]],["signextend_out",["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[2,4],[2,32]]],["file:///home/vinhkhang/Documents/mips/rtl/sign_extend.v",[[2,18],[2,32]]],["sign_extend"],["port","output"]]]]],[[["controlunit",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[2,27]]],[[["controlunit_opcode",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[1,4],[1,34]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[1,16],[1,34]]],["controlunit"],["port","input"]],["controlunit_funct",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[2,4],[2,33]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[2,16],[2,33]]],["controlunit"],["port","input"]],["controlunit_RegDst",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,4],[3,33]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,15],[3,33]]],["controlunit"],["port","reg"]],["controlunit_MemRead",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,35],[3,54]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,35],[3,54]]],["controlunit"],["port","controlunit_RegDst"]],["controlunit_MemWrite",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,56],[3,76]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,56],[3,76]]],["controlunit"],["port","controlunit_MemRead"]],["controlunit_MemToReg",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,78],[3,98]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,78],[3,98]]],["controlunit"],["port","controlunit_MemWrite"]],["controlunit_ALUSrc",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,100],[3,118]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,100],[3,118]]],["controlunit"],["port","controlunit_MemToReg"]],["controlunit_RegWrite",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,120],[3,140]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[3,120],[3,140]]],["controlunit"],["port","controlunit_ALUSrc"]],["controlunit_alu_control",["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[4,4],[4,44]]],["file:///home/vinhkhang/Documents/mips/rtl/controlunit.v",[[4,21],[4,44]]],["controlunit"],["port","reg"]]]]],[[["datamem",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[3,23]]],[[["datamem_clk",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[1,15],[1,26]]],["datamem"],["port","wire"]],["datamem_MemWrite",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,15],[2,31]]],["datamem"],["port","wire"]],["datamem_MemRead",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,33],[2,48]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[2,33],[2,48]]],["datamem"],["port","datamem_MemWrite"]],["datamem_address",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[3,22],[3,37]]],["datamem"],["port","wire"]],["datamem_Write",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[4,4],[4,35]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[4,22],[4,35]]],["datamem"],["port","wire"]],["datamem_Read",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[5,4],[5,34]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[5,22],[5,34]]],["datamem"],["port","reg"]],["Mem",["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[7,0],[7,23]]],["file:///home/vinhkhang/Documents/mips/rtl/datamem.v",[[7,11],[7,14]]],["datamem"],["variable","reg"]]]]],[[["inmem",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[0,0],[3,2]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[0,7],[0,12]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[4,21]]],[[["inmem_address",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[1,4],[1,35]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[1,22],[1,35]]],["inmem"],["port","wire"]],["inmem_instruction",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[2,4],[2,40]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[2,23],[2,40]]],["inmem"],["port","wire"]],["inmems",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[5,0],[5,26]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[5,11],[5,17]]],["inmem"],["variable","reg"]]]]],[[["pc",["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[0,0],[4,2]]],["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[0,7],[0,9]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[5,18]]],[[["clk",["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[1,3],[1,24]]],["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[1,21],[1,24]]],["pc"],["port","wire"]],["rst",["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[2,3],[2,24]]],["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[2,21],[2,24]]],["pc"],["port","wire"]],["pc_out",["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[3,3],[3,27]]],["file:///home/vinhkhang/Documents/mips/rtl/pc.v",[[3,21],[3,27]]],["pc"],["port","reg"]]]]],[[["regfile",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[7,0]]],[[["regfile_clk",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,15],[1,26]]],["regfile"],["port","wire"]],["regfile_rst",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,28],[1,39]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,28],[1,39]]],["regfile"],["port","regfile_clk"]],["regfile_RegWrite",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[2,15],[2,31]]],["regfile"],["port","wire"]],["regfile_ReadReg1",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,21],[3,37]]],["regfile"],["port","wire"]],["regfile_ReadReg2",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,39],[3,55]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,39],[3,55]]],["regfile"],["port","regfile_ReadReg1"]],["regfile_WriteReg",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,57],[3,73]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,57],[3,73]]],["regfile"],["port","regfile_ReadReg2"]],["regfile_WriteData",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[4,4],[4,39]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[4,22],[4,39]]],["regfile"],["port","wire"]],["regfile_ReadData1",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,4],[5,39]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,22],[5,39]]],["regfile"],["port","reg"]],["regfile_ReadData2",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,41],[5,58]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,41],[5,58]]],["regfile"],["port","regfile_ReadData1"]],["Regs",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[8,0],[8,22]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[8,11],[8,15]]],["regfile"],["variable","reg"]]]]],[[["datapath",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[8,0],[15,2]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[8,7],[8,15]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[2,1]]],[[["clk",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[9,4],[9,18]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[9,15],[9,18]]],["datapath"],["port","wire"]],["rst",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[9,20],[9,23]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[9,20],[9,23]]],["datapath"],["port","clk"]],["RegWrite",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[10,4],[10,24]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[10,16],[10,24]]],["datapath"],["port","wire"]],["MemWrite",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[10,26],[10,34]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[10,26],[10,34]]],["datapath"],["port","RegWrite"]],["MemRead",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[10,36],[10,43]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[10,36],[10,43]]],["datapath"],["port","MemWrite"]],["pc",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[11,4],[11,25]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[11,23],[11,25]]],["datapath"],["port","wire"]],["instruction",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[12,4],[12,34]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[12,23],[12,34]]],["datapath"],["port","wire"]],["ReadData2",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[13,4],[13,32]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[13,23],[13,32]]],["datapath"],["port","wire"]],["ALU_Result",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[14,4],[14,33]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[14,23],[14,33]]],["datapath"],["port","wire"]],["pc_tmp",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[18,0],[18,18]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[18,12],[18,18]]],["datapath"],["variable","wire"]],["instruction_tmp",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[19,0],[19,27]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[19,12],[19,27]]],["datapath"],["variable","wire"]],["pc_d",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[24,0],[28,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[24,3],[24,7]]],["datapath"],["instance","pc"]],["imem",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[31,0],[34,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[31,6],[31,10]]],["datapath"],["instance","inmem"]],["opcode",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[37,0],[37,48]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[37,11],[37,17]]],["datapath"],["variable","wire"]],["rs",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[38,0],[38,48]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[38,11],[38,13]]],["datapath"],["variable","wire"]],["rt",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[39,0],[39,48]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[39,11],[39,13]]],["datapath"],["variable","wire"]],["rd",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[40,0],[40,48]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[40,11],[40,13]]],["datapath"],["variable","wire"]],["funct",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[41,0],[41,46]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[41,11],[41,16]]],["datapath"],["variable","wire"]],["immediate",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[42,0],[42,47]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[42,12],[42,21]]],["datapath"],["variable","wire"]],["RegDst",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[45,0],[45,11]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[45,5],[45,11]]],["datapath"],["variable","wire"]],["ALUSrc",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[45,0],[45,19]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[45,13],[45,19]]],["datapath"],["variable","RegDst"]],["MemToReg",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[45,0],[45,29]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[45,21],[45,29]]],["datapath"],["variable","ALUSrc"]],["ALU_Control",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[46,0],[46,21]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[46,10],[46,21]]],["datapath"],["variable","wire"]],["cu",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[48,0],[58,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[48,12],[48,14]]],["datapath"],["instance","controlunit"]],["ReadData1",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[61,0],[61,21]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[61,12],[61,21]]],["datapath"],["variable","wire"]],["WriteData",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[62,0],[62,21]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[62,12],[62,21]]],["datapath"],["variable","wire"]],["WriteReg",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[63,0],[63,19]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[63,11],[63,19]]],["datapath"],["variable","wire"]],["rf",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[66,0],[76,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[66,8],[66,10]]],["datapath"],["instance","regfile"]],["sign_extend_imme",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[79,0],[79,28]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[79,12],[79,28]]],["datapath"],["variable","wire"]],["se",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[80,0],[83,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[80,12],[80,14]]],["datapath"],["instance","sign_extend"]],["alu_op2",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[86,0],[86,19]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[86,12],[86,19]]],["datapath"],["variable","wire"]],["al",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[89,0],[95,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[89,4],[89,6]]],["datapath"],["instance","alu"]],["ReadData_Mem",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[97,0],[97,24]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[97,12],[97,24]]],["datapath"],["variable","wire"]],["dm",["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[98,0],[105,1]]],["file:///home/vinhkhang/Documents/mips/rtl/datapath.v",[[98,8],[98,10]]],["datapath"],["instance","datamem"]]]]],[[["datapath_tb",[[2,0],[2,19]],[[2,7],[2,18]],[],["module"]],[135,8]],[[["clk",[[5,3],[5,10]],[[5,7],[5,10]],["datapath_tb"],["variable","reg"]],["rst",[[6,3],[6,10]],[[6,7],[6,10]],["datapath_tb"],["variable","reg"]],["RegWrite",[[9,3],[9,16]],[[9,8],[9,16]],["datapath_tb"],["variable","wire"]],["MemWrite",[[10,3],[10,16]],[[10,8],[10,16]],["datapath_tb"],["variable","wire"]],["MemRead",[[11,3],[11,15]],[[11,8],[11,15]],["datapath_tb"],["variable","wire"]],["pc",[[12,3],[12,17]],[[12,15],[12,17]],["datapath_tb"],["variable","wire"]],["instruction",[[13,3],[13,26]],[[13,15],[13,26]],["datapath_tb"],["variable","wire"]],["ReadData2",[[14,3],[14,24]],[[14,15],[14,24]],["datapath_tb"],["variable","wire"]],["ALU_Result",[[15,3],[15,25]],[[15,15],[15,25]],["datapath_tb"],["variable","wire"]],["dut",[[18,3],[28,4]],[[18,12],[18,15]],["datapath_tb"],["instance","datapath"]]]]]],["/home/vinhkhang/Documents/mips/rtl/datapath.v"]],null,0]],["/home/vinhkhang/Documents/mips/tb/inmem_tb.v",[[[[[["inmem",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[0,0],[3,2]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[0,7],[0,12]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[1,21]]],[[["inmem_address",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[1,4],[1,35]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[1,22],[1,35]]],["inmem"],["port","wire"]],["inmem_instruction",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[2,4],[2,40]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[2,23],[2,40]]],["inmem"],["port","wire"]],["inmems",["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[5,0],[5,26]]],["file:///home/vinhkhang/Documents/mips/rtl/inmem.v",[[5,11],[5,17]]],["inmem"],["variable","reg"]]]]],[[["inmem_tb",[[2,0],[2,16]],[[2,7],[2,15]],[],["module"]],[40,8]],[[["Address",[[4,4],[4,22]],[[4,15],[4,22]],["inmem_tb"],["variable","reg"]],["instruction",[[5,4],[5,27]],[[5,16],[5,27]],["inmem_tb"],["variable","wire"]],["im",[[7,4],[10,5]],[[7,10],[7,12]],["inmem_tb"],["instance","inmem"]]]]]],["/home/vinhkhang/Documents/mips/rtl/inmem.v"]],null,0]],["/home/vinhkhang/Documents/mips/tb/regfile_tb.v",[[[[[["regfile",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[1,23]]],[[["regfile_clk",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,15],[1,26]]],["regfile"],["port","wire"]],["regfile_rst",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,28],[1,39]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[1,28],[1,39]]],["regfile"],["port","regfile_clk"]],["regfile_RegWrite",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[2,15],[2,31]]],["regfile"],["port","wire"]],["regfile_ReadReg1",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,21],[3,37]]],["regfile"],["port","wire"]],["regfile_ReadReg2",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,39],[3,55]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,39],[3,55]]],["regfile"],["port","regfile_ReadReg1"]],["regfile_WriteReg",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,57],[3,73]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[3,57],[3,73]]],["regfile"],["port","regfile_ReadReg2"]],["regfile_WriteData",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[4,4],[4,39]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[4,22],[4,39]]],["regfile"],["port","wire"]],["regfile_ReadData1",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,4],[5,39]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,22],[5,39]]],["regfile"],["port","reg"]],["regfile_ReadData2",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,41],[5,58]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[5,41],[5,58]]],["regfile"],["port","regfile_ReadData1"]],["Regs",["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[8,0],[8,22]]],["file:///home/vinhkhang/Documents/mips/rtl/regfile.v",[[8,11],[8,15]]],["regfile"],["variable","reg"]]]]],[[["regfile_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[121,8]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["regfile_tb"],["variable","reg"]],["rst",[[5,4],[5,11]],[[5,8],[5,11]],["regfile_tb"],["variable","reg"]],["RegWrite",[[6,4],[6,16]],[[6,8],[6,16]],["regfile_tb"],["variable","reg"]],["ReadReg1",[[7,4],[7,22]],[[7,14],[7,22]],["regfile_tb"],["variable","reg"]],["ReadReg2",[[7,4],[7,32]],[[7,24],[7,32]],["regfile_tb"],["variable","ReadReg1"]],["WriteReg",[[7,4],[7,42]],[[7,34],[7,42]],["regfile_tb"],["variable","ReadReg2"]],["WriteData",[[8,4],[8,24]],[[8,15],[8,24]],["regfile_tb"],["variable","reg"]],["ReadData1",[[11,4],[11,25]],[[11,16],[11,25]],["regfile_tb"],["variable","wire"]],["ReadData2",[[11,4],[11,36]],[[11,27],[11,36]],["regfile_tb"],["variable","ReadData1"]],["regfile_inst",[[14,4],[24,5]],[[14,12],[14,24]],["regfile_tb"],["instance","regfile"]]]]]],["/home/vinhkhang/Documents/mips/rtl/regfile.v"]],null,0]]]}