module mux8 (S, in, out); 

input [7:0] in;
input [2:0] S;
output reg out;
  
always @ (*) begin
	case (S)
		1: out <= in[1];
		2: out <= in[2];
		3: out <= in[3];
		4: out <= in[4];
		5: out <= in[5];
		6: out <= in[6];
		7: out <= in[7];
		default: out <= in[0];
	endcase // case (S)
end
endmodule
