#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 13 17:47:09 2019
# Process ID: 9604
# Current directory: C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.runs/synth_1
# Command line: vivado.exe -log oled_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source oled_top.tcl
# Log file: C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.runs/synth_1/oled_top.vds
# Journal file: C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source oled_top.tcl -notrace
Command: synth_design -top oled_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 704.277 ; gain = 176.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'oled_top' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/oled_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_init' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_init.sv:23]
	Parameter del1ms bound to: 8'b00000001 
	Parameter del100ms bound to: 8'b01100100 
	Parameter nbcmd bound to: 16 - type: integer 
	Parameter list_cmd bound to: 144'b100000000010101110100000010100000011010001101000010100011011001011110001100000100010000001000001111010100001011001000010101101000100000010101111 
INFO: [Synth 8-6157] synthesizing module 'spi' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/spi.sv:23]
	Parameter nb bound to: 8 - type: integer 
	Parameter bcs bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/spi.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'spi' (1#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/delay.sv:23]
	Parameter nbits bound to: 8 - type: integer 
	Parameter mod bound to: 100000 - type: integer 
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/delay.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'delay' (2#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/delay.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_init.sv:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_init.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'fsm_init' (3#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_init.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_oper' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_oper.sv:3]
	Parameter del4s bound to: 12'b111110100000 
	Parameter del1s bound to: 12'b001111101000 
	Parameter alphabet_screen bound to: 512'b01000001010000100100001101000100010001010100011001000111010010000100100101001010010010110100110001001101010011100100111101010000010100010101001001010011010101000101010101010110010101110101100001011001010110100110000101100010011000110110010001100101011001100110011101101000011010010110101001101011011011000110110101101110011011110111000001110001011100100111001101110100011101010111011001110111011110000111100101111010001100000011000100110010001100110011010000110101001101100011011100111000001110010111111101111111 
	Parameter clear_screen bound to: 512'b01011000001000000010000000100000001000000010000000100001001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000100100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000010010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100001001000000010000000100000001000000010000001011001 
	Parameter agh_screen bound to: 512'b01010100011010000110100101110011001000000110100101110011001000000100111101001100010001010100010000100000011011110110111000100000010001000110100101100111011010010110110001100101011011100111010000100111011100110010000000100000001000000010000000100000001000000101101001100101011001000100001001101111011000010111001001100100001000000010000000100000001000000010000000100000001000000010000001001000010001000100110000100000010101110100011001101001010010010101001100100000010000010100011101001000001000000010000000100000 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/delay.sv:23]
	Parameter nbits bound to: 12 - type: integer 
	Parameter mod bound to: 100000 - type: integer 
	Parameter n bound to: 17 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/delay.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (3#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'update_page' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/update_page.sv:3]
	Parameter nbcmd bound to: 4 - type: integer 
	Parameter cmd bound to: 32'b00100010000000000000000000010000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/update_page.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'update_page' (4#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/update_page.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'pixel_SSD1306.dat' is read successfully [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/rom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'rom' (5#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_oper.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_oper.sv:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_oper.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_oper.sv:173]
WARNING: [Synth 8-5856] 3D RAM current_screen_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fsm_oper' (6#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/fsm_oper.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/oled_top.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'oled_top' (7#1) [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/sources_1/new/oled_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 768.297 ; gain = 240.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 768.297 ; gain = 240.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 768.297 ; gain = 240.934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/constrs_1/new/constr_oled.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/constrs_1/new/constr_oled.xdc:16]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/constrs_1/new/constr_oled.xdc:18]
Finished Parsing XDC File [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/constrs_1/new/constr_oled.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.srcs/constrs_1/new/constr_oled.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/oled_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/oled_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 902.848 ; gain = 4.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'spi'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'delay'
INFO: [Synth 8-802] inferred FSM for state register 'current_reg' in module 'fsm_init'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'delay__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'update_page'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'fsm_oper'
INFO: [Synth 8-802] inferred FSM for state register 'current_reg' in module 'oled_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 | 00000000000000000000000000000000
                    send |                             0010 | 00000000000000000000000000000001
                   hold1 |                             0100 | 00000000000000000000000000000010
                    done |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                    hold |                               01 | 00000000000000000000000000000001
                    done |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                         00000001 | 00000000000000000000000000000000
                Decision |                         00000010 | 00000000000000000000000000000001
                   Power |                         00000100 | 00000000000000000000000000000011
                 WaitPre |                         00001000 | 00000000000000000000000000000100
                   Delay |                         00010000 | 00000000000000000000000000000101
                     Spi |                         00100000 | 00000000000000000000000000000010
                   Clear |                         01000000 | 00000000000000000000000000000110
                    Done |                         10000000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_reg' using encoding 'one-hot' in module 'fsm_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                    hold |                               01 | 00000000000000000000000000000001
                    done |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'delay__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 | 00000000000000000000000000000000
                 ClearDC |                              001 | 00000000000000000000000000000001
                 SendCmd |                              010 | 00000000000000000000000000000010
             Transition1 |                              011 | 00000000000000000000000000000100
             Transition2 |                              100 | 00000000000000000000000000000101
             Transition5 |                              101 | 00000000000000000000000000000110
                   SetDC |                              110 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'update_page'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                      00000000001 | 00000000000000000000000000000000
                  screen |                      00000000010 | 00000000000000000000000000000001
                    page |                      00000000100 | 00000000000000000000000000000011
                sendChar |                      00000001000 | 00000000000000000000000000000100
                 readMem |                      00000010000 | 00000000000000000000000000000101
                    spi1 |                      00000100000 | 00000000000000000000000000000110
                    spi2 |                      00001000000 | 00000000000000000000000000000111
                    back |                      00010000000 | 00000000000000000000000000001001
                timeDisp |                      00100000000 | 00000000000000000000000000001000
                    done |                      01000000000 | 00000000000000000000000000001010
                pageInit |                      10000000000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'fsm_oper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                    hold |                               01 | 00000000000000000000000000000001
                    oper |                               10 | 00000000000000000000000000000010
                  iSTATE |                               11 | 00000000000000000000000000000011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_reg' using encoding 'sequential' in module 'oled_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 70    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 80    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module oled_top 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fsm_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module delay__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module update_page 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fsm_oper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][15][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][15][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][15][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][15][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][15][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][14][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][14][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][14][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][14][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][13][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][13][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][13][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][13][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][12][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][12][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][12][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][12][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][11][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][11][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][11][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][11][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][10][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][10][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][10][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][10][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][9][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][9][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][9][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][9][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][8][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][8][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][8][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][8][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][7][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][7][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][7][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][7][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][6][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][6][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][6][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][6][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][5][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][5][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][5][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][5][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][4][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][4][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][4][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][4][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][3][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][3][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][3][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][3][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][2][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][2][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][2][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][2][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][1][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][1][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][1][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][1][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][0][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][0][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][0][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][0][7]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][15][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][15][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][15][0]' (FDPE) to 'OPER/current_screen_reg[3][15][3]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][14][0]' (FDCE) to 'OPER/current_screen_reg[1][14][2]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][14][0]' (FDCE) to 'OPER/current_screen_reg[2][14][2]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][14][0]' (FDCE) to 'OPER/current_screen_reg[3][14][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][13][0]' (FDCE) to 'OPER/current_screen_reg[3][12][6]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][13][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][13][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][13][0]' (FDCE) to 'OPER/current_screen_reg[3][13][3]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][12][0]' (FDCE) to 'OPER/current_screen_reg[0][12][2]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][12][0]' (FDCE) to 'OPER/current_screen_reg[1][12][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][12][0]' (FDCE) to 'OPER/current_screen_reg[2][12][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][12][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][11][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][11][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][11][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][11][0]' (FDCE) to 'OPER/current_screen_reg[3][15][5]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][10][0]' (FDCE) to 'OPER/current_screen_reg[3][15][5]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][10][0]' (FDCE) to 'OPER/current_screen_reg[1][10][6]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][10][0]' (FDCE) to 'OPER/current_screen_reg[2][10][4]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][10][0]' (FDCE) to 'OPER/current_screen_reg[3][12][6]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][9][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][9][0]' (FDCE) to 'OPER/current_screen_reg[3][12][6]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][9][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][9][0]' (FDPE) to 'OPER/current_screen_reg[3][15][3]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][8][0]' (FDCE) to 'OPER/current_screen_reg[3][15][5]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][8][0]' (FDCE) to 'OPER/current_screen_reg[3][15][5]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][8][0]' (FDPE) to 'OPER/current_screen_reg[3][15][3]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][8][0]' (FDCE) to 'OPER/current_screen_reg[3][12][6]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][7][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[1][7][0]' (FDPE) to 'OPER/current_screen_reg[0][11][5]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[2][7][0]' (FDCE) to 'OPER/current_screen_reg[0][15][1]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[3][7][0]' (FDCE) to 'OPER/current_screen_reg[3][15][5]'
INFO: [Synth 8-3886] merging instance 'OPER/current_screen_reg[0][6][0]' (FDPE) to 'OPER/current_screen_reg[1][15][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPER/current_screen_reg[3][9][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OPER/current_screen_reg[0][0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INIT/del_ms_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPER/delay_ms_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|fsm_oper    | CHAR_LIB_COM/dout_reg | 1024x8        | Block RAM      | 
+------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/OPER/CHAR_LIB_COM/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance OPER/CHAR_LIB_COM/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 902.848 ; gain = 375.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.563 ; gain = 376.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.563 ; gain = 376.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.563 ; gain = 376.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.563 ; gain = 376.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.570 ; gain = 376.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.570 ; gain = 376.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |     6|
|4     |LUT2     |    17|
|5     |LUT3     |    43|
|6     |LUT4     |    60|
|7     |LUT5     |    49|
|8     |LUT6     |   120|
|9     |MUXF7    |     6|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   171|
|12    |FDPE     |    11|
|13    |FDRE     |     9|
|14    |FDSE     |     1|
|15    |IBUF     |     2|
|16    |OBUF     |     6|
+------+---------+------+

Report Instance Areas: 
+------+------------------+----------------------+------+
|      |Instance          |Module                |Cells |
+------+------------------+----------------------+------+
|1     |top               |                      |   515|
|2     |  INIT            |fsm_init              |   175|
|3     |    DelayInstance |delay                 |    71|
|4     |    SPIInstance   |spi_0                 |    48|
|5     |  OPER            |fsm_oper              |   329|
|6     |    CHAR_LIB_COM  |rom                   |     1|
|7     |    DELAY_COMP    |delay__parameterized0 |    82|
|8     |    SPI_COMP      |spi                   |    44|
|9     |    page_row      |update_page           |    27|
+------+------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.570 ; gain = 376.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 903.570 ; gain = 241.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.570 ; gain = 376.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 917.113 ; gain = 624.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/arkad/Desktop/HDL_laboratorium/oled/oled.runs/synth_1/oled_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file oled_top_utilization_synth.rpt -pb oled_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 17:47:50 2019...
