<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="10" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="5">
<![CDATA[
:4  %tmp_cast = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="5">
<![CDATA[
:5  %tmp_100_cast = zext i5 %output_width_read to i11

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
:6  %tmp_101_cast = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="6">
<![CDATA[
:7  %tmp_102_cast = zext i6 %input_width_read to i11

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit8:0  %out_d = phi i4 [ 0, %0 ], [ %out_d_4, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit8:1  %phi_mul = phi i7 [ 0, %0 ], [ %next_mul, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit8:2  %phi_mul2 = phi i7 [ 0, %0 ], [ %next_mul3, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit8:3  %next_mul3 = add i7 %phi_mul2, %tmp_101_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit8:4  %next_mul = add i7 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit8:5  %exitcond4 = icmp eq i4 %out_d, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit8:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit8:7  %out_d_4 = add i4 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit8:8  br i1 %exitcond4, label %4, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
.preheader6.preheader:0  %tmp_30 = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6.preheader:1  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_30, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
.preheader6.preheader:2  %p_shl_cast = zext i6 %p_shl to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
.preheader6.preheader:3  %tmp_s = zext i4 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:4  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:5  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_h = phi i4 [ 0, %.preheader6.preheader ], [ %out_h_4, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="4">
<![CDATA[
.preheader6:1  %out_h_cast = zext i4 %out_h to i5

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2  %exitcond3 = icmp eq i5 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:4  %out_h_4 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %exitcond3, label %.loopexit8.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %tmp_108_cast = zext i4 %out_h to i7

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:1  %tmp = add i7 %phi_mul, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader:2  %tmp_cast_44 = zext i7 %tmp to i11

]]></Node>
<StgValue><ssdm name="tmp_cast_44"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:3  %tmp1 = mul i11 %tmp_cast_44, %tmp_100_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:4  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_w = phi i4 [ %out_w_4, %3 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="4">
<![CDATA[
.preheader5:1  %out_w_cast = zext i4 %out_w to i5

]]></Node>
<StgValue><ssdm name="out_w_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:2  %exitcond2 = icmp eq i5 %out_w_cast, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:4  %out_w_4 = add i4 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond2, label %.preheader6.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="4">
<![CDATA[
:0  %tmp_109_cast = zext i4 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = add i11 %tmp1, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_76 = zext i11 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %k_h = phi i2 [ 0, %1 ], [ %k_h_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i2 %k_h, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %k_h_1 = add i2 %k_h, 1

]]></Node>
<StgValue><ssdm name="k_h_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_113_cast9 = zext i2 %k_h to i5

]]></Node>
<StgValue><ssdm name="tmp_113_cast9"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_113_cast = zext i2 %k_h to i4

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl5_cast = zext i4 %p_shl5 to i5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp_78 = sub i5 %p_shl5_cast, %tmp_113_cast9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:5  %tmp_114_cast = sext i5 %tmp_78 to i8

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp4 = add i4 %tmp_113_cast, %out_h

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp4_cast = zext i4 %tmp4 to i7

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:8  %tmp2 = add i7 %phi_mul2, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:9  %tmp2_cast = zext i7 %tmp2 to i11

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %tmp3 = mul i11 %tmp_102_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp6 = add i8 %tmp_114_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="3">
<![CDATA[
:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="14">
<![CDATA[
:1  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond = icmp eq i2 %k_w, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %k_w_1 = add i2 %k_w, 1

]]></Node>
<StgValue><ssdm name="k_w_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="2">
<![CDATA[
:0  %tmp_115_cast = zext i2 %k_w to i4

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp5 = add i4 %tmp_115_cast, %out_w

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="4">
<![CDATA[
:2  %tmp5_cast = zext i4 %tmp5 to i11

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_79 = add i11 %tmp5_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
:4  %tmp_80 = zext i11 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %tmp7 = add i4 %out_d, %tmp_115_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="4">
<![CDATA[
:9  %tmp7_cast = zext i4 %tmp7 to i8

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %tmp_81 = add i8 %tmp7_cast, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
:11  %tmp_122_cast = sext i8 %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_82 = zext i32 %tmp_122_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="7">
<![CDATA[
:14  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="7">
<![CDATA[
:14  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="16">
<![CDATA[
:7  %tmp_120_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="16">
<![CDATA[
:15  %tmp_124_cast = sext i16 %kernel_0_load to i30

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_83 = mul i30 %tmp_124_cast, %tmp_120_cast

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_83, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="14">
<![CDATA[
:18  %output_load_2 = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="14">
<![CDATA[
:18  %output_load_2 = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_85 = add i16 %output_load_2, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:20  store i16 %tmp_85, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="3">
<![CDATA[
:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="14">
<![CDATA[
:1  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_77 = add i16 %output_load, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:3  store i16 %tmp_77, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="133" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="134" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="135" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="137" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="138" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="bias" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="kernel_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i5" to="output_width_read" fromId="141" toId="11">
</dataflow>
<dataflow id="143" from="output_width" to="output_width_read" fromId="137" toId="11">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i5" to="output_height_read" fromId="141" toId="12">
</dataflow>
<dataflow id="145" from="output_height" to="output_height_read" fromId="136" toId="12">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="146" toId="13">
</dataflow>
<dataflow id="148" from="input_width" to="input_width_read" fromId="134" toId="13">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_auto.i6" to="input_height_read" fromId="146" toId="14">
</dataflow>
<dataflow id="150" from="input_height" to="input_height_read" fromId="133" toId="14">
</dataflow>
<dataflow id="151" from="output_height_read" to="tmp_cast" fromId="12" toId="15">
</dataflow>
<dataflow id="152" from="output_width_read" to="tmp_100_cast" fromId="11" toId="16">
</dataflow>
<dataflow id="153" from="input_height_read" to="tmp_101_cast" fromId="14" toId="17">
</dataflow>
<dataflow id="154" from="input_width_read" to="tmp_102_cast" fromId="13" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_155" to="out_d" fromId="155" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="StgValue_19" to="out_d" fromId="19" toId="20">
</dataflow>
<dataflow id="158" from="out_d_4" to="out_d" fromId="27" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="StgValue_47" to="out_d" fromId="47" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="161" from="StgValue_160" to="phi_mul" fromId="160" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="StgValue_19" to="phi_mul" fromId="19" toId="21">
</dataflow>
<dataflow id="163" from="next_mul" to="phi_mul" fromId="24" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="StgValue_47" to="phi_mul" fromId="47" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="165" from="StgValue_160" to="phi_mul2" fromId="160" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="StgValue_19" to="phi_mul2" fromId="19" toId="22">
</dataflow>
<dataflow id="167" from="next_mul3" to="phi_mul2" fromId="23" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_47" to="phi_mul2" fromId="47" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="169" from="phi_mul2" to="next_mul3" fromId="22" toId="23">
</dataflow>
<dataflow id="170" from="tmp_101_cast" to="next_mul3" fromId="17" toId="23">
</dataflow>
<dataflow id="171" from="phi_mul" to="next_mul" fromId="21" toId="24">
</dataflow>
<dataflow id="172" from="tmp_cast" to="next_mul" fromId="15" toId="24">
</dataflow>
<dataflow id="173" from="out_d" to="exitcond4" fromId="20" toId="25">
</dataflow>
<dataflow id="175" from="StgValue_174" to="exitcond4" fromId="174" toId="25">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="176" toId="26">
</dataflow>
<dataflow id="179" from="StgValue_178" to="empty" fromId="178" toId="26">
</dataflow>
<dataflow id="180" from="StgValue_178" to="empty" fromId="178" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_178" to="empty" fromId="178" toId="26">
</dataflow>
<dataflow id="182" from="out_d" to="out_d_4" fromId="20" toId="27">
</dataflow>
<dataflow id="184" from="StgValue_183" to="out_d_4" fromId="183" toId="27">
</dataflow>
<dataflow id="185" from="exitcond4" to="StgValue_28" fromId="25" toId="28">
</dataflow>
<dataflow id="186" from="out_d" to="tmp_30" fromId="20" toId="29">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="p_shl" fromId="187" toId="30">
</dataflow>
<dataflow id="189" from="tmp_30" to="p_shl" fromId="29" toId="30">
</dataflow>
<dataflow id="191" from="StgValue_190" to="p_shl" fromId="190" toId="30">
</dataflow>
<dataflow id="192" from="p_shl" to="p_shl_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="193" from="out_d" to="tmp_s" fromId="20" toId="32">
</dataflow>
<dataflow id="194" from="bias" to="bias_addr" fromId="139" toId="33">
</dataflow>
<dataflow id="196" from="StgValue_195" to="bias_addr" fromId="195" toId="33">
</dataflow>
<dataflow id="197" from="tmp_s" to="bias_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="198" from="StgValue_155" to="out_h" fromId="155" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="199" from="StgValue_34" to="out_h" fromId="34" toId="36">
</dataflow>
<dataflow id="200" from="out_h_4" to="out_h" fromId="40" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="StgValue_60" to="out_h" fromId="60" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="202" from="out_h" to="out_h_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="203" from="out_h_cast" to="exitcond3" fromId="37" toId="38">
</dataflow>
<dataflow id="204" from="output_height_read" to="exitcond3" fromId="12" toId="38">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopTripCount" to="empty_43" fromId="176" toId="39">
</dataflow>
<dataflow id="207" from="StgValue_206" to="empty_43" fromId="206" toId="39">
</dataflow>
<dataflow id="209" from="StgValue_208" to="empty_43" fromId="208" toId="39">
</dataflow>
<dataflow id="210" from="StgValue_195" to="empty_43" fromId="195" toId="39">
</dataflow>
<dataflow id="211" from="out_h" to="out_h_4" fromId="36" toId="40">
</dataflow>
<dataflow id="212" from="StgValue_183" to="out_h_4" fromId="183" toId="40">
</dataflow>
<dataflow id="213" from="exitcond3" to="StgValue_41" fromId="38" toId="41">
</dataflow>
<dataflow id="214" from="out_h" to="tmp_108_cast" fromId="36" toId="42">
</dataflow>
<dataflow id="215" from="phi_mul" to="tmp" fromId="21" toId="43">
</dataflow>
<dataflow id="216" from="tmp_108_cast" to="tmp" fromId="42" toId="43">
</dataflow>
<dataflow id="217" from="tmp" to="tmp_cast_44" fromId="43" toId="44">
</dataflow>
<dataflow id="218" from="tmp_cast_44" to="tmp1" fromId="44" toId="45">
</dataflow>
<dataflow id="219" from="tmp_100_cast" to="tmp1" fromId="16" toId="45">
</dataflow>
<dataflow id="220" from="out_w_4" to="out_w" fromId="52" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="StgValue_116" to="out_w" fromId="116" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="222" from="StgValue_155" to="out_w" fromId="155" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="StgValue_46" to="out_w" fromId="46" toId="48">
</dataflow>
<dataflow id="224" from="out_w" to="out_w_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="225" from="out_w_cast" to="exitcond2" fromId="49" toId="50">
</dataflow>
<dataflow id="226" from="output_width_read" to="exitcond2" fromId="11" toId="50">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="176" toId="51">
</dataflow>
<dataflow id="228" from="StgValue_206" to="empty_45" fromId="206" toId="51">
</dataflow>
<dataflow id="229" from="StgValue_208" to="empty_45" fromId="208" toId="51">
</dataflow>
<dataflow id="230" from="StgValue_195" to="empty_45" fromId="195" toId="51">
</dataflow>
<dataflow id="231" from="out_w" to="out_w_4" fromId="48" toId="52">
</dataflow>
<dataflow id="232" from="StgValue_183" to="out_w_4" fromId="183" toId="52">
</dataflow>
<dataflow id="233" from="exitcond2" to="StgValue_53" fromId="50" toId="53">
</dataflow>
<dataflow id="234" from="out_w" to="tmp_109_cast" fromId="48" toId="54">
</dataflow>
<dataflow id="235" from="tmp1" to="tmp_75" fromId="45" toId="55">
</dataflow>
<dataflow id="236" from="tmp_109_cast" to="tmp_75" fromId="54" toId="55">
</dataflow>
<dataflow id="237" from="tmp_75" to="tmp_76" fromId="55" toId="56">
</dataflow>
<dataflow id="238" from="output_r" to="output_addr" fromId="138" toId="57">
</dataflow>
<dataflow id="239" from="StgValue_195" to="output_addr" fromId="195" toId="57">
</dataflow>
<dataflow id="240" from="tmp_76" to="output_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="242" from="StgValue_241" to="StgValue_58" fromId="241" toId="58">
</dataflow>
<dataflow id="243" from="output_addr" to="StgValue_58" fromId="57" toId="58">
</dataflow>
<dataflow id="245" from="StgValue_244" to="k_h" fromId="244" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="StgValue_59" to="k_h" fromId="59" toId="61">
</dataflow>
<dataflow id="247" from="k_h_1" to="k_h" fromId="64" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="StgValue_100" to="k_h" fromId="100" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="249" from="k_h" to="exitcond1" fromId="61" toId="62">
</dataflow>
<dataflow id="251" from="StgValue_250" to="exitcond1" fromId="250" toId="62">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="176" toId="63">
</dataflow>
<dataflow id="254" from="StgValue_253" to="empty_46" fromId="253" toId="63">
</dataflow>
<dataflow id="255" from="StgValue_253" to="empty_46" fromId="253" toId="63">
</dataflow>
<dataflow id="256" from="StgValue_253" to="empty_46" fromId="253" toId="63">
</dataflow>
<dataflow id="257" from="k_h" to="k_h_1" fromId="61" toId="64">
</dataflow>
<dataflow id="259" from="StgValue_258" to="k_h_1" fromId="258" toId="64">
</dataflow>
<dataflow id="260" from="exitcond1" to="StgValue_65" fromId="62" toId="65">
</dataflow>
<dataflow id="261" from="k_h" to="tmp_113_cast9" fromId="61" toId="66">
</dataflow>
<dataflow id="262" from="k_h" to="tmp_113_cast" fromId="61" toId="67">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl5" fromId="263" toId="68">
</dataflow>
<dataflow id="265" from="k_h" to="p_shl5" fromId="61" toId="68">
</dataflow>
<dataflow id="266" from="StgValue_244" to="p_shl5" fromId="244" toId="68">
</dataflow>
<dataflow id="267" from="p_shl5" to="p_shl5_cast" fromId="68" toId="69">
</dataflow>
<dataflow id="268" from="p_shl5_cast" to="tmp_78" fromId="69" toId="70">
</dataflow>
<dataflow id="269" from="tmp_113_cast9" to="tmp_78" fromId="66" toId="70">
</dataflow>
<dataflow id="270" from="tmp_78" to="tmp_114_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="271" from="tmp_113_cast" to="tmp4" fromId="67" toId="72">
</dataflow>
<dataflow id="272" from="out_h" to="tmp4" fromId="36" toId="72">
</dataflow>
<dataflow id="273" from="tmp4" to="tmp4_cast" fromId="72" toId="73">
</dataflow>
<dataflow id="274" from="phi_mul2" to="tmp2" fromId="22" toId="74">
</dataflow>
<dataflow id="275" from="tmp4_cast" to="tmp2" fromId="73" toId="74">
</dataflow>
<dataflow id="276" from="tmp2" to="tmp2_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="277" from="tmp_102_cast" to="tmp3" fromId="18" toId="76">
</dataflow>
<dataflow id="278" from="tmp2_cast" to="tmp3" fromId="75" toId="76">
</dataflow>
<dataflow id="279" from="tmp_114_cast" to="tmp6" fromId="71" toId="77">
</dataflow>
<dataflow id="280" from="p_shl_cast" to="tmp6" fromId="31" toId="77">
</dataflow>
<dataflow id="281" from="bias_addr" to="bias_load" fromId="33" toId="79">
</dataflow>
<dataflow id="282" from="output_addr" to="output_load" fromId="57" toId="80">
</dataflow>
<dataflow id="283" from="k_w_1" to="k_w" fromId="84" toId="81">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="284" from="StgValue_111" to="k_w" fromId="111" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="285" from="StgValue_244" to="k_w" fromId="244" toId="81">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="286" from="StgValue_78" to="k_w" fromId="78" toId="81">
</dataflow>
<dataflow id="287" from="k_w" to="exitcond" fromId="81" toId="82">
</dataflow>
<dataflow id="288" from="StgValue_250" to="exitcond" fromId="250" toId="82">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="176" toId="83">
</dataflow>
<dataflow id="290" from="StgValue_253" to="empty_47" fromId="253" toId="83">
</dataflow>
<dataflow id="291" from="StgValue_253" to="empty_47" fromId="253" toId="83">
</dataflow>
<dataflow id="292" from="StgValue_253" to="empty_47" fromId="253" toId="83">
</dataflow>
<dataflow id="293" from="k_w" to="k_w_1" fromId="81" toId="84">
</dataflow>
<dataflow id="294" from="StgValue_258" to="k_w_1" fromId="258" toId="84">
</dataflow>
<dataflow id="295" from="exitcond" to="StgValue_85" fromId="82" toId="85">
</dataflow>
<dataflow id="296" from="k_w" to="tmp_115_cast" fromId="81" toId="86">
</dataflow>
<dataflow id="297" from="tmp_115_cast" to="tmp5" fromId="86" toId="87">
</dataflow>
<dataflow id="298" from="out_w" to="tmp5" fromId="48" toId="87">
</dataflow>
<dataflow id="299" from="tmp5" to="tmp5_cast" fromId="87" toId="88">
</dataflow>
<dataflow id="300" from="tmp5_cast" to="tmp_79" fromId="88" toId="89">
</dataflow>
<dataflow id="301" from="tmp3" to="tmp_79" fromId="76" toId="89">
</dataflow>
<dataflow id="302" from="tmp_79" to="tmp_80" fromId="89" toId="90">
</dataflow>
<dataflow id="303" from="input_r" to="input_addr" fromId="135" toId="91">
</dataflow>
<dataflow id="304" from="StgValue_195" to="input_addr" fromId="195" toId="91">
</dataflow>
<dataflow id="305" from="tmp_80" to="input_addr" fromId="90" toId="91">
</dataflow>
<dataflow id="306" from="input_addr" to="input_load" fromId="91" toId="92">
</dataflow>
<dataflow id="307" from="out_d" to="tmp7" fromId="20" toId="93">
</dataflow>
<dataflow id="308" from="tmp_115_cast" to="tmp7" fromId="86" toId="93">
</dataflow>
<dataflow id="309" from="tmp7" to="tmp7_cast" fromId="93" toId="94">
</dataflow>
<dataflow id="310" from="tmp7_cast" to="tmp_81" fromId="94" toId="95">
</dataflow>
<dataflow id="311" from="tmp6" to="tmp_81" fromId="77" toId="95">
</dataflow>
<dataflow id="312" from="tmp_81" to="tmp_122_cast" fromId="95" toId="96">
</dataflow>
<dataflow id="313" from="tmp_122_cast" to="tmp_82" fromId="96" toId="97">
</dataflow>
<dataflow id="314" from="kernel_0" to="kernel_0_addr" fromId="140" toId="98">
</dataflow>
<dataflow id="315" from="StgValue_195" to="kernel_0_addr" fromId="195" toId="98">
</dataflow>
<dataflow id="316" from="tmp_82" to="kernel_0_addr" fromId="97" toId="98">
</dataflow>
<dataflow id="317" from="kernel_0_addr" to="kernel_0_load" fromId="98" toId="99">
</dataflow>
<dataflow id="318" from="input_addr" to="input_load" fromId="91" toId="101">
</dataflow>
<dataflow id="319" from="kernel_0_addr" to="kernel_0_load" fromId="98" toId="102">
</dataflow>
<dataflow id="320" from="input_load" to="tmp_120_cast" fromId="101" toId="103">
</dataflow>
<dataflow id="321" from="kernel_0_load" to="tmp_124_cast" fromId="102" toId="104">
</dataflow>
<dataflow id="322" from="tmp_124_cast" to="tmp_83" fromId="104" toId="105">
</dataflow>
<dataflow id="323" from="tmp_120_cast" to="tmp_83" fromId="103" toId="105">
</dataflow>
<dataflow id="325" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_84" fromId="324" toId="106">
</dataflow>
<dataflow id="326" from="tmp_83" to="tmp_84" fromId="105" toId="106">
</dataflow>
<dataflow id="328" from="StgValue_327" to="tmp_84" fromId="327" toId="106">
</dataflow>
<dataflow id="330" from="StgValue_329" to="tmp_84" fromId="329" toId="106">
</dataflow>
<dataflow id="331" from="output_addr" to="output_load_2" fromId="57" toId="107">
</dataflow>
<dataflow id="332" from="output_addr" to="output_load_2" fromId="57" toId="108">
</dataflow>
<dataflow id="333" from="output_load_2" to="tmp_85" fromId="108" toId="109">
</dataflow>
<dataflow id="334" from="tmp_84" to="tmp_85" fromId="106" toId="109">
</dataflow>
<dataflow id="335" from="tmp_85" to="StgValue_110" fromId="109" toId="110">
</dataflow>
<dataflow id="336" from="output_addr" to="StgValue_110" fromId="57" toId="110">
</dataflow>
<dataflow id="337" from="bias_addr" to="bias_load" fromId="33" toId="112">
</dataflow>
<dataflow id="338" from="output_addr" to="output_load" fromId="57" toId="113">
</dataflow>
<dataflow id="339" from="output_load" to="tmp_77" fromId="113" toId="114">
</dataflow>
<dataflow id="340" from="bias_load" to="tmp_77" fromId="112" toId="114">
</dataflow>
<dataflow id="341" from="tmp_77" to="StgValue_115" fromId="114" toId="115">
</dataflow>
<dataflow id="342" from="output_addr" to="StgValue_115" fromId="57" toId="115">
</dataflow>
<dataflow id="343" from="exitcond4" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="344" from="exitcond3" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="345" from="exitcond2" to="StgValue_4" fromId="50" toId="4">
</dataflow>
<dataflow id="346" from="exitcond1" to="StgValue_5" fromId="62" toId="5">
</dataflow>
<dataflow id="347" from="exitcond" to="StgValue_6" fromId="82" toId="6">
</dataflow>
</dataflows>


</stg>
