v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N -990 -200 -990 -170 {
lab=GND}
N -990 -310 -990 -260 {
lab=VDDA}
N -990 -170 -990 -160 {
lab=GND}
N -1100 -200 -1100 -170 {
lab=GND}
N -1100 -310 -1100 -260 {
lab=VDDD}
N -1100 -170 -1100 -160 {
lab=GND}
N 330 -330 330 -280 {
lab=VDDA}
N 950 -380 950 -330 {
lab=VDDD}
N 1360 -420 1360 -370 {
lab=VDDD}
N 1160 50 1160 100 {
lab=VDDD}
N 130 -210 180 -210 {
lab=Vinn}
N 130 -230 180 -230 {
lab=Vinp}
N 70 -350 130 -350 {
lab=VDP}
N 70 -60 130 -60 {
lab=VDN}
N 480 -230 540 -230 {
lab=VDP}
N 480 -210 540 -210 {
lab=VDN}
N 850 -280 910 -280 {
lab=VDP}
N 850 -220 910 -220 {
lab=VDN}
N -990 0 -990 40 {
lab=clks}
N -990 100 -990 130 {
lab=GND}
N 140 -250 180 -250 {
lab=clks}
N 130 -250 140 -250 {
lab=clks}
N 330 -160 330 -140 {
lab=GND}
N 950 -170 950 -150 {
lab=GND}
N 1160 240 1160 260 {
lab=GND}
N 1360 -90 1360 -70 {
lab=GND}
N 1950 270 1950 290 {
lab=GND}
N 1790 -550 1830 -550 {
lab=clks}
N 1780 -550 1790 -550 {
lab=clks}
N -860 100 -860 130 {
lab=GND}
N -860 -10 -860 40 {
lab=VCM}
N -860 130 -860 140 {
lab=GND}
N 1730 -570 1830 -570 {
lab=GND}
N 1730 -590 1830 -590 {
lab=GND}
N 1620 -590 1620 -570 {
lab=GND}
N 1620 -570 1620 -540 {
lab=GND}
N 1620 -590 1730 -590 {
lab=GND}
N 1620 -570 1730 -570 {
lab=GND}
N 2070 -530 2130 -530 {
lab=Bit_10}
N 2070 -460 2130 -460 {
lab=Bit_9}
N 2070 -390 2130 -390 {
lab=Bit_8}
N 2070 -320 2130 -320 {
lab=Bit_7}
N 2070 -250 2130 -250 {
lab=Bit_6}
N 2070 -180 2130 -180 {
lab=Bit_5}
N 2070 -110 2130 -110 {
lab=Bit_4}
N 2070 -40 2130 -40 {
lab=Bit_3}
N 2070 30 2130 30 {
lab=Bit_2}
N 2070 100 2130 100 {
lab=Bit_1}
N 2070 170 2130 170 {
lab=Bit_0}
N 0 -570 0 -510 {
lab=Bit_10}
N 2070 -500 2130 -500 {
lab=out_11}
N 2070 -430 2130 -430 {
lab=out_10}
N 2070 -360 2130 -360 {
lab=out_9}
N 2070 -290 2130 -290 {
lab=out_8}
N 2070 -220 2130 -220 {
lab=out_7}
N 2070 -150 2130 -150 {
lab=out_6}
N 2070 -80 2130 -80 {
lab=out_5}
N 2070 -10 2130 -10 {
lab=out_4}
N 2070 60 2130 60 {
lab=out_3}
N 2070 130 2130 130 {
lab=out_2}
N 2070 200 2130 200 {
lab=out_1}
N 960 150 1010 150 {
lab=clks}
N 850 -250 910 -250 {
lab=clkc}
N 960 170 1010 170 {
lab=CK1}
N 960 190 1010 190 {
lab=Valid}
N 1310 170 1370 170 {
lab=clkc}
N 1090 -280 1140 -280 {
lab=vocn}
N 1090 -220 1140 -220 {
lab=vocp}
N 1090 -250 1140 -250 {
lab=Valid}
N 1230 -250 1280 -250 {
lab=Valid}
N 1230 -210 1280 -210 {
lab=clks}
N 1230 -330 1280 -330 {
lab=VDDD}
N 1230 -290 1280 -290 {
lab=GND}
N 1190 -290 1230 -290 {
lab=GND}
N 1190 -290 1190 -270 {
lab=GND}
N -40 -570 -40 -510 {
lab=Bit_9}
N -80 -570 -80 -510 {
lab=Bit_8}
N -120 -570 -120 -510 {
lab=Bit_7}
N -160 -570 -160 -510 {
lab=Bit_6}
N -290 -570 -290 -510 {
lab=Bit_5}
N -330 -570 -330 -510 {
lab=Bit_4}
N -370 -570 -370 -510 {
lab=Bit_3}
N -410 -570 -410 -510 {
lab=Bit_2}
N -450 -570 -450 -510 {
lab=Bit_1}
N 1780 -530 1830 -530 {
lab=vocp}
N 1780 -460 1830 -460 {
lab=vocp}
N 1780 -390 1830 -390 {
lab=vocp}
N 1780 -320 1830 -320 {
lab=vocp}
N 1780 -250 1830 -250 {
lab=vocp}
N 1780 -180 1830 -180 {
lab=vocp}
N 1780 -110 1830 -110 {
lab=vocp}
N 1780 -40 1830 -40 {
lab=vocp}
N 1780 30 1830 30 {
lab=vocp}
N 1780 100 1830 100 {
lab=vocp}
N 1780 170 1830 170 {
lab=vocp}
N 1770 -500 1830 -500 {
lab=CK11}
N 1770 -430 1830 -430 {
lab=CK10}
N 1770 -360 1830 -360 {
lab=CK9}
N 1770 -290 1830 -290 {
lab=CK8}
N 1770 -220 1830 -220 {
lab=CK7}
N 1770 -150 1830 -150 {
lab=CK6}
N 1770 -80 1830 -80 {
lab=CK5}
N 1770 -10 1830 -10 {
lab=CK4}
N 1770 60 1830 60 {
lab=CK3}
N 1770 130 1830 130 {
lab=CK2}
N 1770 200 1830 200 {
lab=CK1}
N 0 100 0 160 {
lab=Bit_10_n}
N 0 160 0 180 {
lab=Bit_10_n}
N -40 100 -40 160 {
lab=Bit_9_n}
N -40 160 -40 180 {
lab=Bit_9_n}
N -80 100 -80 160 {
lab=Bit_8_n}
N -80 160 -80 180 {
lab=Bit_8_n}
N -120 100 -120 160 {
lab=Bit_7_n}
N -120 160 -120 180 {
lab=Bit_7_n}
N -160 100 -160 160 {
lab=Bit_6_n}
N -160 160 -160 180 {
lab=Bit_6_n}
N -290 100 -290 160 {
lab=Bit_5_n}
N -290 160 -290 180 {
lab=Bit_5_n}
N -330 100 -330 160 {
lab=Bit_4_n}
N -330 160 -330 180 {
lab=Bit_4_n}
N -370 100 -370 160 {
lab=Bit_3_n}
N -370 160 -370 180 {
lab=Bit_3_n}
N -410 100 -410 160 {
lab=Bit_2_n}
N -410 160 -410 180 {
lab=Bit_2_n}
N -450 100 -450 160 {
lab=Bit_1_n}
N -450 160 -450 180 {
lab=Bit_1_n}
N 950 210 990 210 {
lab=A}
N 950 220 990 220 {
lab=B}
N 950 230 990 230 {
lab=C}
N -1320 110 -1320 130 {
lab=GND}
N -1320 -70 -1320 50 {
lab=C}
N -1400 110 -1400 130 {
lab=GND}
N -1400 -70 -1400 50 {
lab=B}
N -1470 110 -1470 130 {
lab=GND}
N -1470 -70 -1470 50 {
lab=A}
N 2580 -1160 2580 -1110 {
lab=VDDD}
N 2510 -1160 2510 -1110 {
lab=CK11}
N 2410 -1020 2470 -1020 {
lab=Bit_10}
N 2730 -1020 2790 -1020 {
lab=Bit_10_n}
N 2580 -950 2580 -920 {
lab=GND}
N 2580 -860 2580 -810 {
lab=VDDD}
N 2510 -860 2510 -810 {
lab=CK10}
N 2410 -720 2470 -720 {
lab=Bit_9}
N 2730 -720 2790 -720 {
lab=Bit_9_n}
N 2580 -650 2580 -620 {
lab=GND}
N 2580 -580 2580 -530 {
lab=VDDD}
N 2510 -580 2510 -530 {
lab=CK9}
N 2410 -440 2470 -440 {
lab=Bit_8}
N 2730 -440 2790 -440 {
lab=Bit_8_n}
N 2580 -370 2580 -340 {
lab=GND}
N 2580 -290 2580 -240 {
lab=VDDD}
N 2510 -290 2510 -240 {
lab=CK8}
N 2410 -150 2470 -150 {
lab=Bit_7}
N 2730 -150 2790 -150 {
lab=Bit_7_n}
N 2580 -80 2580 -50 {
lab=GND}
N 2580 0 2580 50 {
lab=VDDD}
N 2510 0 2510 50 {
lab=CK7}
N 2410 140 2470 140 {
lab=Bit_6}
N 2730 140 2790 140 {
lab=Bit_6_n}
N 2580 210 2580 240 {
lab=GND}
N 3070 -1160 3070 -1110 {
lab=VDDD}
N 3000 -1160 3000 -1110 {
lab=CK6}
N 2900 -1020 2960 -1020 {
lab=Bit_5}
N 3220 -1020 3280 -1020 {
lab=Bit_5_n}
N 3070 -950 3070 -920 {
lab=GND}
N 3070 -860 3070 -810 {
lab=VDDD}
N 3000 -860 3000 -810 {
lab=CK5}
N 2900 -720 2960 -720 {
lab=Bit_4}
N 3220 -720 3280 -720 {
lab=Bit_4_n}
N 3070 -650 3070 -620 {
lab=GND}
N 3070 -580 3070 -530 {
lab=VDDD}
N 3000 -580 3000 -530 {
lab=CK4}
N 2900 -440 2960 -440 {
lab=Bit_3}
N 3220 -440 3280 -440 {
lab=Bit_3_n}
N 3070 -370 3070 -340 {
lab=GND}
N 3070 -290 3070 -240 {
lab=VDDD}
N 3000 -290 3000 -240 {
lab=CK3}
N 2900 -150 2960 -150 {
lab=Bit_2}
N 3220 -150 3280 -150 {
lab=Bit_2_n}
N 3070 -80 3070 -50 {
lab=GND}
N 3070 0 3070 50 {
lab=VDDD}
N 3000 0 3000 50 {
lab=CK2}
N 2900 140 2960 140 {
lab=Bit_1}
N 3220 140 3280 140 {
lab=Bit_1_n}
N 3070 210 3070 240 {
lab=GND}
N 3530 -450 3590 -450 {
lab=out_11}
N 3530 -350 3590 -350 {
lab=out_10}
N 3530 -250 3590 -250 {
lab=out_9}
N 3530 -150 3590 -150 {
lab=out_8}
N 3530 -50 3590 -50 {
lab=out_7}
N 3530 50 3590 50 {
lab=out_6}
N 3530 150 3590 150 {
lab=out_5}
N 3530 250 3590 250 {
lab=out_4}
N 3530 350 3590 350 {
lab=out_3}
N 3530 460 3590 460 {
lab=out_2}
N 3530 560 3590 560 {
lab=out_1}
N 3630 610 3630 640 {
lab=GND}
N 3430 540 3430 570 {
lab=GND}
N 3430 -410 3430 550 {
lab=GND}
N 3430 -410 3590 -410 {
lab=GND}
N 3430 -310 3590 -310 {
lab=GND}
N 3430 -210 3590 -210 {
lab=GND}
N 3430 -110 3590 -110 {
lab=GND}
N 3430 -10 3590 -10 {
lab=GND}
N 3430 90 3590 90 {
lab=GND}
N 3430 190 3590 190 {
lab=GND}
N 3430 290 3590 290 {
lab=GND}
N 3430 390 3590 390 {
lab=GND}
N 3430 500 3590 500 {
lab=GND}
N 3590 600 3590 630 {
lab=GND}
N 3590 630 3630 630 {
lab=GND}
N 3630 510 3630 550 {
lab=#net1}
N 3630 400 3630 450 {
lab=#net2}
N 3630 300 3630 340 {
lab=#net3}
N 3630 200 3630 240 {
lab=#net4}
N 3630 100 3630 140 {
lab=#net5}
N 3630 0 3630 40 {
lab=#net6}
N 3630 -100 3630 -60 {
lab=#net7}
N 3630 -200 3630 -160 {
lab=#net8}
N 3630 -300 3630 -260 {
lab=#net9}
N 3630 -400 3630 -360 {
lab=#net10}
N 3630 -460 3720 -460 {
lab=out}
N 130 -190 180 -190 {
lab=Vcom}
N -740 -90 -740 -70 {
lab=GND}
N -740 -180 -740 -150 {
lab=Vcom}
N 1450 -330 1510 -330 {
lab=CK11}
N 1450 -310 1510 -310 {
lab=CK10}
N 1450 -290 1510 -290 {
lab=CK9}
N 1450 -270 1510 -270 {
lab=CK8}
N 1450 -250 1510 -250 {
lab=CK7}
N 1450 -230 1510 -230 {
lab=CK6}
N 1450 -210 1510 -210 {
lab=CK5}
N 1450 -190 1510 -190 {
lab=CK4}
N 1450 -170 1510 -170 {
lab=CK3}
N 1450 -150 1510 -150 {
lab=CK2}
N 1450 -130 1510 -130 {
lab=CK1}
N 1900 -670 1900 -620 {
lab=VDDD}
N 2000 -670 2000 -620 {
lab=VCM}
N -740 -180 -700 -180 {
lab=Vcom}
N -700 -230 -700 -180 {
lab=Vcom}
N -780 -180 -740 -180 {
lab=Vcom}
N -780 -230 -780 -180 {
lab=Vcom}
N -780 -330 -780 -290 {
lab=Vinp}
N -700 -330 -700 -290 {
lab=Vinn}
N 40 90 40 130 {
lab=VSSA}
N -170 -220 -170 -170 {
lab=VDDD}
C {PICO_contest/Differential_capacitive_DAC/xschem/Differential_capacitive_DAC_array.sym} -110 120 0 0 {name=x1}
C {PICO_contest/Differential_capacitive_DAC/xschem/Differential_capacitive_DAC_array.sym} -110 -530 2 1 {name=x2}
C {PICO_contest/tracking_switches/xschem/tracking_switches.sym} 330 -220 0 0 {name=x3}
C {PICO_contest/Dynamic_Comparator/xschem/Dynamic_Comparator.sym} 990 -60 0 0 {name=x5}
C {PICO_contest/SAR_Asynchronous_Logic_integration/SAR_Asynchronous_Logic_integration.sym} 1550 -240 0 0 {name=x6}
C {PICO_contest/SAR_clock/xschem/clock_generator.sym} 1070 300 0 0 {name=x7}
C {devices/vsource.sym} -990 -230 0 1 {name=VDD4 value=3.3}
C {devices/gnd.sym} -990 -160 0 1 {name=l18 lab=GND}
C {devices/lab_wire.sym} -990 -300 0 0 {name=p12 sig_type=std_logic lab=VDDA}
C {devices/vsource.sym} -700 -260 2 1 {name=VDD3 value="SIN(0 1.3 10k)"}
C {devices/vsource.sym} -1100 -230 0 1 {name=VDD6 value=3.3}
C {devices/gnd.sym} -1100 -160 0 1 {name=l7 lab=GND}
C {devices/lab_wire.sym} -1100 -300 0 0 {name=p15 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 330 -320 0 0 {name=p1 sig_type=std_logic lab=VDDA}
C {devices/lab_wire.sym} 950 -370 0 0 {name=p3 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 170 -210 0 0 {name=p7 sig_type=std_logic lab=Vinn
}
C {devices/lab_wire.sym} 170 -230 0 0 {name=p8 sig_type=std_logic lab=Vinp}
C {devices/lab_wire.sym} 530 -230 0 0 {name=p10 sig_type=std_logic lab=VDP}
C {devices/lab_wire.sym} 890 -280 0 0 {name=p11 sig_type=std_logic lab=VDP}
C {devices/lab_wire.sym} 530 -210 0 0 {name=p14 sig_type=std_logic lab=VDN}
C {devices/lab_wire.sym} 890 -220 0 0 {name=p16 sig_type=std_logic lab=VDN}
C {devices/vsource.sym} -990 70 0 1 {name=VDD2 value="PULSE(0 3.3 0n 2n 2n 80n 500n)"}
C {devices/gnd.sym} -990 130 0 0 {name=l23 lab=GND}
C {devices/lab_wire.sym} -990 10 0 0 {name=p17 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 170 -250 0 0 {name=p18 sig_type=std_logic lab=clks}
C {devices/gnd.sym} 330 -140 0 0 {name=l2 lab=GND}
C {devices/gnd.sym} 950 -150 0 0 {name=l3 lab=GND}
C {devices/gnd.sym} 1160 260 0 0 {name=l4 lab=GND}
C {devices/gnd.sym} 1360 -70 0 0 {name=l5 lab=GND}
C {devices/gnd.sym} 1950 290 0 0 {name=l6 lab=GND}
C {devices/lab_wire.sym} 1820 -550 0 0 {name=p20 sig_type=std_logic lab=clks}
C {devices/vsource.sym} -860 70 0 1 {name=VDD7 value=1.65}
C {devices/gnd.sym} -860 140 0 1 {name=l20 lab=GND}
C {devices/lab_wire.sym} -860 0 0 0 {name=p30 sig_type=std_logic lab=VCM}
C {devices/gnd.sym} 1620 -540 0 0 {name=l8 lab=GND}
C {devices/lab_wire.sym} 2120 -530 0 0 {name=p22 sig_type=std_logic lab=Bit_10}
C {devices/lab_wire.sym} 2120 -460 0 0 {name=p23 sig_type=std_logic lab=Bit_9}
C {devices/lab_wire.sym} 2120 -390 0 0 {name=p26 sig_type=std_logic lab=Bit_8}
C {devices/lab_wire.sym} 2120 -320 0 0 {name=p27 sig_type=std_logic lab=Bit_7}
C {devices/lab_wire.sym} 2120 -250 0 0 {name=p28 sig_type=std_logic lab=Bit_6}
C {devices/lab_wire.sym} 2120 -180 0 0 {name=p29 sig_type=std_logic lab=Bit_5}
C {devices/lab_wire.sym} 2120 -110 0 0 {name=p31 sig_type=std_logic lab=Bit_4}
C {devices/lab_wire.sym} 2120 -40 0 0 {name=p32 sig_type=std_logic lab=Bit_3}
C {devices/lab_wire.sym} 2120 30 0 0 {name=p33 sig_type=std_logic lab=Bit_2}
C {devices/lab_wire.sym} 2120 100 0 0 {name=p34 sig_type=std_logic lab=Bit_1}
C {devices/lab_wire.sym} 2120 170 0 0 {name=p35 sig_type=std_logic lab=Bit_0}
C {devices/lab_wire.sym} 0 -520 1 0 {name=p36 sig_type=std_logic lab=Bit_10}
C {devices/lab_wire.sym} 2120 -500 0 0 {name=p37 sig_type=std_logic lab=out_11}
C {devices/lab_wire.sym} 2120 -430 0 0 {name=p38 sig_type=std_logic lab=out_10}
C {devices/lab_wire.sym} 2120 -360 0 0 {name=p39 sig_type=std_logic lab=out_9}
C {devices/lab_wire.sym} 2120 -290 0 0 {name=p40 sig_type=std_logic lab=out_8}
C {devices/lab_wire.sym} 2120 -220 0 0 {name=p41 sig_type=std_logic lab=out_7}
C {devices/lab_wire.sym} 2120 -150 0 0 {name=p42 sig_type=std_logic lab=out_6}
C {devices/lab_wire.sym} 2120 -80 0 0 {name=p43 sig_type=std_logic lab=out_5}
C {devices/lab_wire.sym} 2120 -10 0 0 {name=p44 sig_type=std_logic lab=out_4}
C {devices/lab_wire.sym} 2120 60 0 0 {name=p45 sig_type=std_logic lab=out_3}
C {devices/lab_wire.sym} 2120 130 0 0 {name=p46 sig_type=std_logic lab=out_2}
C {devices/lab_wire.sym} 2120 200 0 0 {name=p47 sig_type=std_logic lab=out_1}
C {devices/lab_wire.sym} 1000 150 0 0 {name=p48 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 1000 170 0 0 {name=p49 sig_type=std_logic lab=CK1}
C {devices/lab_wire.sym} 1000 190 0 0 {name=p50 sig_type=std_logic lab=Valid}
C {devices/lab_wire.sym} 1360 170 0 0 {name=p51 sig_type=std_logic lab=clkc}
C {devices/lab_wire.sym} 890 -250 0 0 {name=p52 sig_type=std_logic lab=clkc}
C {devices/lab_wire.sym} 1130 -280 0 0 {name=p53 sig_type=std_logic lab=vocn}
C {devices/lab_wire.sym} 1130 -220 0 0 {name=p54 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1140 -250 0 0 {name=p55 sig_type=std_logic lab=Valid}
C {devices/lab_wire.sym} 1270 -250 0 0 {name=p56 sig_type=std_logic lab=Valid}
C {devices/lab_wire.sym} 1270 -210 0 0 {name=p57 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 1270 -330 0 0 {name=p58 sig_type=std_logic lab=VDDD}
C {devices/gnd.sym} 1190 -270 0 0 {name=l9 lab=GND}
C {devices/lab_wire.sym} -40 -520 1 0 {name=p59 sig_type=std_logic lab=Bit_9}
C {devices/lab_wire.sym} -80 -520 1 0 {name=p60 sig_type=std_logic lab=Bit_8}
C {devices/lab_wire.sym} -120 -520 1 0 {name=p61 sig_type=std_logic lab=Bit_7}
C {devices/lab_wire.sym} -160 -520 1 0 {name=p62 sig_type=std_logic lab=Bit_6}
C {devices/lab_wire.sym} -290 -520 1 0 {name=p63 sig_type=std_logic lab=Bit_5}
C {devices/lab_wire.sym} -330 -520 1 0 {name=p64 sig_type=std_logic lab=Bit_4}
C {devices/lab_wire.sym} -370 -520 1 0 {name=p65 sig_type=std_logic lab=Bit_3}
C {devices/lab_wire.sym} -410 -520 1 0 {name=p66 sig_type=std_logic lab=Bit_2}
C {devices/lab_wire.sym} -450 -520 1 0 {name=p67 sig_type=std_logic lab=Bit_1}
C {devices/lab_wire.sym} 1820 -530 0 0 {name=p68 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -460 0 0 {name=p69 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -390 0 0 {name=p70 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -320 0 0 {name=p71 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -250 0 0 {name=p72 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -180 0 0 {name=p73 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -110 0 0 {name=p74 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -40 0 0 {name=p75 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 30 0 0 {name=p76 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 100 0 0 {name=p77 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 170 0 0 {name=p78 sig_type=std_logic lab=vocp}
C {devices/lab_wire.sym} 1820 -500 0 0 {name=p90 sig_type=std_logic lab=CK11}
C {devices/lab_wire.sym} 1820 -430 0 0 {name=p91 sig_type=std_logic lab=CK10}
C {devices/lab_wire.sym} 1820 -360 0 0 {name=p92 sig_type=std_logic lab=CK9}
C {devices/lab_wire.sym} 1820 -290 0 0 {name=p93 sig_type=std_logic lab=CK8}
C {devices/lab_wire.sym} 1820 -220 0 0 {name=p94 sig_type=std_logic lab=CK7}
C {devices/lab_wire.sym} 1820 -150 0 0 {name=p95 sig_type=std_logic lab=CK6}
C {devices/lab_wire.sym} 1820 -80 0 0 {name=p96 sig_type=std_logic lab=CK5}
C {devices/lab_wire.sym} 1820 -10 0 0 {name=p97 sig_type=std_logic lab=CK4}
C {devices/lab_wire.sym} 1820 60 0 0 {name=p98 sig_type=std_logic lab=CK3}
C {devices/lab_wire.sym} 1820 130 0 0 {name=p99 sig_type=std_logic lab=CK2}
C {devices/lab_wire.sym} 1820 200 0 0 {name=p100 sig_type=std_logic lab=CK1}
C {devices/lab_wire.sym} 0 110 3 0 {name=p148 sig_type=std_logic lab=Bit_10_n}
C {devices/lab_wire.sym} -40 110 3 0 {name=p149 sig_type=std_logic lab=Bit_9_n}
C {devices/lab_wire.sym} -80 110 3 0 {name=p150 sig_type=std_logic lab=Bit_8_n}
C {devices/lab_wire.sym} -120 110 3 0 {name=p151 sig_type=std_logic lab=Bit_7_n}
C {devices/lab_wire.sym} -160 110 3 0 {name=p152 sig_type=std_logic lab=Bit_6_n}
C {devices/lab_wire.sym} -290 110 3 0 {name=p153 sig_type=std_logic lab=Bit_5_n}
C {devices/lab_wire.sym} -330 110 3 0 {name=p154 sig_type=std_logic lab=Bit_4_n}
C {devices/lab_wire.sym} -370 110 3 0 {name=p155 sig_type=std_logic lab=Bit_3_n}
C {devices/lab_wire.sym} -410 110 3 0 {name=p156 sig_type=std_logic lab=Bit_2_n}
C {devices/lab_wire.sym} -450 110 3 0 {name=p157 sig_type=std_logic lab=Bit_1_n}
C {devices/netlist_not_shown.sym} -780 -500 0 0 {name=simulation only_toplevel=false
value="

*Parameters

.options TEMP = 50
.lib /home/gf180/Documents/gf180/pdk/gf180mcuD/libs.tech/ngspice/sm141064.ngspice typical
.lib /home/gf180/Documents/gf180/pdk/gf180mcuD/libs.tech/ngspice/sm141064.ngspice cap_mim

.lib /home/gf180/Documents/gf180/pdk/gf180mcuD/libs.tech/ngspice/sm141064.ngspice mimcap_statistical
.include /home/gf180/Documents/gf180/pdk/gf180mcuD/libs.tech/ngspice/design.ngspice

*Data to save
.save v(Vinp)
*.save v(VDP)
.save v(Vinn)
*.save v(VDN)
*.save v(clkc)
*.save v(x5.aN)
*.save v(x5.aP)
*.save v(x5.dN)
*.save v(x5.dP)

*.save v(clks)
*.save v(CK1)
*.save v(Valid)
*.save v(CK11)
*.save v(CK10)
*.save v(CK9)
*.save v(CK8)
*.save v(CK7)
*.save v(CK6)
*.save v(CK5)
*.save v(CK4)
*.save v(CK3)
*.save v(CK2)
*.save v(CK1)
*.save v(Bit_10)
*.save v(Bit_10_n)
*.save v(Bit_9)
*.save v(Bit_9_n)
*.save v(Bit_8)
*.save v(Bit_8_n)
*.save v(Bit_7)
*.save v(Bit_7_n)
*.save v(Bit_6)
*.save v(Bit_6_n)
*.save v(Bit_5)
*.save v(Bit_5_n)
*.save v(Bit_4)
*.save v(Bit_4_n)
*.save v(Bit_3)
*.save v(Bit_3_n)
*.save v(Bit_2)
*.save v(Bit_2_n)
*.save v(Bit_1)
*.save v(Bit_1_n)
*.save v(vocp)
*.save v(vocn)
.save v(out)

* Simulation
.control
tran 500n 100u
*setplot dc1
*let vout_diff = VDP - VDN
let vin_diff = Vinp - Vinn
*plot v(Bit_10_n)+48 v(Bit_10)+48 v(Bit_9_n)+44 v(Bit_9)+44 v(Bit_8_n)+40 v(Bit_8)+40 v(Bit_7_n)+36 v(Bit_7)+36 v(Bit_6_n)+32 v(Bit_6)+32 v(Bit_5_n)+28 v(Bit_5)+28 v(Bit_4_n)+24 v(Bit_4)+24 v(Bit_3_n)+20 v(Bit_3)+20 v(Bit_2_n)+16 v(Bit_2)+16 v(Bit_1_n)+12 v(Bit_1)+12 v(clks)+8 v(Valid)+4 v(vin_diff) v(vout_diff) 
*plot v(clks)+8 v(Vinp)+4 v(VDP)+4 v(Vinn) v(VDN)
*set filetype=ascii
*plot v(clks)+12 v(Valid)+8 v(vin_diff)+4 v(vout_diff)+4 v(Vinp) v(out)
plot (vin_diff) v(out)

*setplot dc2
*plot v(clks)+8 v(Vinp)+4 v(VDP)

*setplot dc3
*plot v(clkc)+20 v(VDP)+16 v(VDN)+12 v(vocp)+8 v(vocn)+4 v(Valid)

*setplot dc4
*plot v(Valid)+48 v(clks)+44 v(CK11)+40 v(CK10)+36 v(CK9)+32 v(CK8)+28 v(CK7)+24 v(CK6)+20 v(CK5)+16 v(CK4)+12 v(CK3)+8 v(CK2)+4 v(CK1) 

*setplot dc1
*plot v(VDP)+20 v(VDN)+20 v(clkc)+16 v(x5.aN)+12 v(x5.aP)+8 v(x5.dP)+4 v(x5.dN)

set filetype = ascii
write integration_tb_dc.raw

reset
unset filetype
op
save all
write integration_tb.raw


.endc
.end
"}
C {PICO_contest/SAR_logic/xschem/SAR_Logic.sym} 1430 -230 0 0 {name=x8}
C {devices/lab_wire.sym} 980 210 0 0 {name=p4 sig_type=std_logic lab=A}
C {devices/lab_wire.sym} 950 220 0 0 {name=p5 sig_type=std_logic lab=B}
C {devices/lab_wire.sym} 980 230 0 0 {name=p6 sig_type=std_logic lab=C}
C {devices/vsource.sym} -1320 80 0 0 {name=V2 value=0}
C {devices/gnd.sym} -1320 130 0 0 {name=l46 lab=GND}
C {devices/lab_wire.sym} -1320 -50 0 0 {name=p9 sig_type=std_logic lab=C}
C {devices/vsource.sym} -1400 80 0 0 {name=V5 value=0}
C {devices/gnd.sym} -1400 130 0 0 {name=l47 lab=GND}
C {devices/lab_wire.sym} -1400 -50 0 0 {name=p13 sig_type=std_logic lab=B}
C {devices/vsource.sym} -1470 80 0 0 {name=V6 value=0}
C {devices/gnd.sym} -1470 130 0 0 {name=l48 lab=GND}
C {devices/lab_wire.sym} -1470 -50 0 0 {name=p101 sig_type=std_logic lab=A}
C {devices/lab_wire.sym} 1160 60 0 0 {name=p158 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 1360 -410 0 0 {name=p21 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 120 -350 0 1 {name=p160 sig_type=std_logic lab=VDP}
C {devices/lab_wire.sym} 110 -60 0 1 {name=p161 sig_type=std_logic lab=VDN}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 2630 -890 0 0 {name=x9}
C {devices/lab_wire.sym} 2580 -1150 0 0 {name=p102 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 2510 -1150 0 0 {name=p103 sig_type=std_logic lab=CK11}
C {devices/lab_wire.sym} 2460 -1020 0 0 {name=p104 sig_type=std_logic lab=Bit_10}
C {devices/lab_wire.sym} 2740 -1020 0 1 {name=p105 sig_type=std_logic lab=Bit_10_n}
C {devices/gnd.sym} 2580 -920 0 0 {name=l10 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 2630 -590 0 0 {name=x10}
C {devices/lab_wire.sym} 2580 -850 0 0 {name=p106 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 2510 -850 0 0 {name=p107 sig_type=std_logic lab=CK10}
C {devices/lab_wire.sym} 2460 -720 0 0 {name=p108 sig_type=std_logic lab=Bit_9}
C {devices/lab_wire.sym} 2740 -720 0 1 {name=p109 sig_type=std_logic lab=Bit_9_n}
C {devices/gnd.sym} 2580 -620 0 0 {name=l26 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 2630 -310 0 0 {name=x11}
C {devices/lab_wire.sym} 2580 -570 0 0 {name=p110 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 2510 -570 0 0 {name=p111 sig_type=std_logic lab=CK9}
C {devices/lab_wire.sym} 2460 -440 0 0 {name=p112 sig_type=std_logic lab=Bit_8}
C {devices/lab_wire.sym} 2740 -440 0 1 {name=p113 sig_type=std_logic lab=Bit_8_n}
C {devices/gnd.sym} 2580 -340 0 0 {name=l27 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 2630 -20 0 0 {name=x12}
C {devices/lab_wire.sym} 2580 -280 0 0 {name=p114 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 2510 -280 0 0 {name=p115 sig_type=std_logic lab=CK8}
C {devices/lab_wire.sym} 2460 -150 0 0 {name=p116 sig_type=std_logic lab=Bit_7}
C {devices/lab_wire.sym} 2740 -150 0 1 {name=p117 sig_type=std_logic lab=Bit_7_n}
C {devices/gnd.sym} 2580 -50 0 0 {name=l28 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 2630 270 0 0 {name=x13}
C {devices/lab_wire.sym} 2580 10 0 0 {name=p118 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 2510 10 0 0 {name=p119 sig_type=std_logic lab=CK7}
C {devices/lab_wire.sym} 2460 140 0 0 {name=p120 sig_type=std_logic lab=Bit_6}
C {devices/lab_wire.sym} 2740 140 0 1 {name=p121 sig_type=std_logic lab=Bit_6_n}
C {devices/gnd.sym} 2580 240 0 0 {name=l29 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 3120 -890 0 0 {name=x14}
C {devices/lab_wire.sym} 3070 -1150 0 0 {name=p122 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 3000 -1150 0 0 {name=p123 sig_type=std_logic lab=CK6}
C {devices/lab_wire.sym} 2950 -1020 0 0 {name=p124 sig_type=std_logic lab=Bit_5}
C {devices/lab_wire.sym} 3230 -1020 0 1 {name=p125 sig_type=std_logic lab=Bit_5_n}
C {devices/gnd.sym} 3070 -920 0 0 {name=l30 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 3120 -590 0 0 {name=x15}
C {devices/lab_wire.sym} 3070 -850 0 0 {name=p126 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 3000 -850 0 0 {name=p127 sig_type=std_logic lab=CK5}
C {devices/lab_wire.sym} 2950 -720 0 0 {name=p128 sig_type=std_logic lab=Bit_4}
C {devices/lab_wire.sym} 3230 -720 0 1 {name=p129 sig_type=std_logic lab=Bit_4_n}
C {devices/gnd.sym} 3070 -620 0 0 {name=l31 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 3120 -310 0 0 {name=x16}
C {devices/lab_wire.sym} 3070 -570 0 0 {name=p130 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 3000 -570 0 0 {name=p131 sig_type=std_logic lab=CK4}
C {devices/lab_wire.sym} 2950 -440 0 0 {name=p132 sig_type=std_logic lab=Bit_3}
C {devices/lab_wire.sym} 3230 -440 0 1 {name=p133 sig_type=std_logic lab=Bit_3_n}
C {devices/gnd.sym} 3070 -340 0 0 {name=l32 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 3120 -20 0 0 {name=x17}
C {devices/lab_wire.sym} 3070 -280 0 0 {name=p134 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 3000 -280 0 0 {name=p135 sig_type=std_logic lab=CK3}
C {devices/lab_wire.sym} 2950 -150 0 0 {name=p136 sig_type=std_logic lab=Bit_2}
C {devices/lab_wire.sym} 3230 -150 0 1 {name=p137 sig_type=std_logic lab=Bit_2_n}
C {devices/gnd.sym} 3070 -50 0 0 {name=l33 lab=GND}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/neg_bottom_plate.sym} 3120 270 0 0 {name=x18}
C {devices/lab_wire.sym} 3070 10 0 0 {name=p138 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 3000 10 0 0 {name=p139 sig_type=std_logic lab=CK2}
C {devices/lab_wire.sym} 2950 140 0 0 {name=p140 sig_type=std_logic lab=Bit_1}
C {devices/lab_wire.sym} 3230 140 0 1 {name=p141 sig_type=std_logic lab=Bit_1_n}
C {devices/gnd.sym} 3070 240 0 0 {name=l34 lab=GND}
C {devices/vcvs.sym} 3630 -430 0 0 {name=E1 value=0.5}
C {devices/vcvs.sym} 3630 -330 0 0 {name=E2 value=0.25}
C {devices/vcvs.sym} 3630 -230 0 0 {name=E3 value=0.125}
C {devices/vcvs.sym} 3630 -130 0 0 {name=E4 value=0.0625}
C {devices/vcvs.sym} 3630 -30 0 0 {name=E5 value=0.03125}
C {devices/vcvs.sym} 3630 70 0 0 {name=E6 value=0.015625}
C {devices/vcvs.sym} 3630 170 0 0 {name=E7 value=0.0078125}
C {devices/vcvs.sym} 3630 270 0 0 {name=E8 value=0.00390625}
C {devices/vcvs.sym} 3630 370 0 0 {name=E9 value=0.001953125}
C {devices/lab_wire.sym} 3580 -450 0 0 {name=p142 sig_type=std_logic lab=out_11}
C {devices/lab_wire.sym} 3580 -350 0 0 {name=p143 sig_type=std_logic lab=out_10}
C {devices/lab_wire.sym} 3580 -250 0 0 {name=p144 sig_type=std_logic lab=out_9}
C {devices/lab_wire.sym} 3580 -150 0 0 {name=p145 sig_type=std_logic lab=out_8}
C {devices/lab_wire.sym} 3580 -50 0 0 {name=p146 sig_type=std_logic lab=out_7}
C {devices/lab_wire.sym} 3580 50 0 0 {name=p147 sig_type=std_logic lab=out_6}
C {devices/lab_wire.sym} 3580 150 0 0 {name=p162 sig_type=std_logic lab=out_5}
C {devices/lab_wire.sym} 3580 250 0 0 {name=p164 sig_type=std_logic lab=out_4}
C {devices/lab_wire.sym} 3580 350 0 0 {name=p165 sig_type=std_logic lab=out_3}
C {devices/vcvs.sym} 3630 480 0 0 {name=E10 value=0.0009765625}
C {devices/vcvs.sym} 3630 580 0 0 {name=E11 value=0.00048828125}
C {devices/lab_wire.sym} 3580 460 0 0 {name=p166 sig_type=std_logic lab=out_2}
C {devices/lab_wire.sym} 3580 560 0 0 {name=p167 sig_type=std_logic lab=out_1}
C {devices/gnd.sym} 3630 640 0 0 {name=l11 lab=GND}
C {devices/gnd.sym} 3430 570 0 0 {name=l12 lab=GND}
C {devices/lab_wire.sym} 3670 -460 0 1 {name=p168 sig_type=std_logic lab=out}
C {devices/noconn.sym} 3720 -460 0 1 {name=l13}
C {devices/noconn.sym} 1140 -280 2 0 {name=l14}
C {devices/lab_wire.sym} 170 -190 0 0 {name=p169 sig_type=std_logic lab=Vcom
}
C {devices/gnd.sym} -740 -70 0 0 {name=l15 lab=GND}
C {devices/vsource.sym} -780 -260 0 1 {name=VDD8 value="SIN(0 1.3 10k)"}
C {devices/vsource.sym} -740 -120 0 1 {name=VDD9 value=1.65}
C {devices/lab_wire.sym} 1500 -330 0 0 {name=p25 sig_type=std_logic lab=CK11}
C {devices/lab_wire.sym} 1500 -310 0 0 {name=p172 sig_type=std_logic lab=CK10}
C {devices/lab_wire.sym} 1500 -290 0 0 {name=p173 sig_type=std_logic lab=CK9}
C {devices/lab_wire.sym} 1500 -270 0 0 {name=p174 sig_type=std_logic lab=CK8}
C {devices/lab_wire.sym} 1500 -250 0 0 {name=p175 sig_type=std_logic lab=CK7}
C {devices/lab_wire.sym} 1500 -230 0 0 {name=p176 sig_type=std_logic lab=CK6}
C {devices/lab_wire.sym} 1500 -210 0 0 {name=p177 sig_type=std_logic lab=CK5}
C {devices/lab_wire.sym} 1500 -190 0 0 {name=p178 sig_type=std_logic lab=CK4}
C {devices/lab_wire.sym} 1500 -170 0 0 {name=p179 sig_type=std_logic lab=CK3}
C {devices/lab_wire.sym} 1500 -150 0 0 {name=p180 sig_type=std_logic lab=CK2}
C {devices/lab_wire.sym} 1500 -130 0 0 {name=p181 sig_type=std_logic lab=CK1}
C {devices/lab_wire.sym} 1900 -660 0 0 {name=p182 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 2000 -660 0 0 {name=p183 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} -740 -180 0 0 {name=p171 sig_type=std_logic lab=Vcom}
C {devices/lab_wire.sym} -780 -320 0 0 {name=p24 sig_type=std_logic lab=Vinp}
C {devices/lab_wire.sym} -700 -320 0 0 {name=p184 sig_type=std_logic lab=Vinn}
C {devices/lab_wire.sym} 40 120 0 0 {name=p2 sig_type=std_logic lab=VSSA}
C {devices/lab_wire.sym} -170 -210 0 0 {name=p19 sig_type=std_logic lab=VDDD}
