axi_dma_block_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_processing_system7_0_0/sim/axi_dma_block_processing_system7_0_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_axi_dma_0_0/sim/axi_dma_block_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_rst_ps7_0_100M_0/sim/axi_dma_block_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_xbar_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_xbar_0/sim/axi_dma_block_xbar_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_xlconcat_0_0/sim/axi_dma_block_xlconcat_0_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
custom_clock_divider.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/af63/src/custom_clock_divider.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
uart_module.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/af63/src/uart_module.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
uart_top_module.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/af63/src/uart_top_module.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_custom_uart_module_0_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_custom_uart_module_0_0/sim/axi_dma_block_custom_uart_module_0_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
dma_fifo_master_module.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/0cd8/dma_fifo_master_module.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
dma_fifo_slave_module.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/0cd8/dma_fifo_slave_module.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
uart_debug_module.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/0cd8/uart_debug_module.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
dma_fifo_module.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ipshared/0cd8/dma_fifo_module.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_dma_fifo_module_1_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_dma_fifo_module_1_0/sim/axi_dma_block_dma_fifo_module_1_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_auto_pc_0/sim/axi_dma_block_auto_pc_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_auto_us_0.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_auto_us_0/sim/axi_dma_block_auto_us_0.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_auto_us_1.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_auto_us_1/sim/axi_dma_block_auto_us_1.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/ip/axi_dma_block_auto_pc_1/sim/axi_dma_block_auto_pc_1.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
axi_dma_block.v,verilog,xil_defaultlib,../../../bd/axi_dma_block/sim/axi_dma_block.v,incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl"incdir="../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/5765/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
