From c04bc6d149c2eaf76288c17c35ad68e841ea6e3a Mon Sep 17 00:00:00 2001
From: Darren Huang <darren.huang@advantech.com.tw>
Date: Mon, 21 Oct 2024 11:23:10 +0800
Subject: [PATCH 31/35] set the max-link-speed to Gen2 of pcie0

---
 arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts
index 7b0aebfe7a2c..bb434db6112e 100644
--- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts
+++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts
@@ -654,6 +654,7 @@ &lpass_wsa_swr_data {
 };
 
 &pcie0 {
+	max-link-speed = <2>;
 	pinctrl-0 = <&pcie0_clkreq_n>, <&pcie0_reset_n>, <&pcie0_wake_n>, <&m2e_wlan_en>, <&m2e_bt_en>;
 	pinctrl-names = "default";
 	status = "okay";
-- 
2.47.0

