-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity atax is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    A_0_ce0 : OUT STD_LOGIC;
    A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    y_out_full_n : IN STD_LOGIC;
    y_out_write : OUT STD_LOGIC );
end;


architecture behav of atax is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "atax_atax,hls_ip_2023_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=4904,HLS_SYN_TPT=none,HLS_SYN_MEM=132,HLS_SYN_DSP=0,HLS_SYN_FF=24836,HLS_SYN_LUT=19003,HLS_VERSION=2023_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (24 downto 0) := "0000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (24 downto 0) := "0000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (24 downto 0) := "0000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (24 downto 0) := "0001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (24 downto 0) := "0010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln11_fu_880_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln11_reg_941 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln11_fu_890_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln11_reg_949 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln11_1_fu_901_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln11_1_reg_954 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln5_reg_958 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_x_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_reg_988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal buff_x_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_reg_993 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_1_reg_998 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_1_reg_1003 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_2_reg_1028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal buff_x_1_load_2_reg_1033 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_3_reg_1038 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_3_reg_1043 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_4_reg_1068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal buff_x_1_load_4_reg_1073 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_5_reg_1078 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_5_reg_1083 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_6_reg_1108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal buff_x_1_load_6_reg_1113 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_7_reg_1118 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_7_reg_1123 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_8_reg_1148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal buff_x_1_load_8_reg_1153 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_9_reg_1158 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_9_reg_1163 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_10_reg_1188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal buff_x_1_load_10_reg_1193 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_11_reg_1198 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_11_reg_1203 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_12_reg_1228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal buff_x_1_load_12_reg_1233 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_13_reg_1238 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_13_reg_1243 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_14_reg_1268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal buff_x_1_load_14_reg_1273 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_15_reg_1278 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_15_reg_1283 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_16_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal buff_x_1_load_16_reg_1313 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_17_reg_1318 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_17_reg_1323 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_18_reg_1348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal buff_x_1_load_18_reg_1353 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_19_reg_1358 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_19_reg_1363 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_20_reg_1388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal buff_x_1_load_20_reg_1393 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_21_reg_1398 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_21_reg_1403 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_22_reg_1428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal buff_x_1_load_22_reg_1433 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_23_reg_1438 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_23_reg_1443 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_24_reg_1468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal buff_x_1_load_24_reg_1473 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_25_reg_1478 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_25_reg_1483 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_26_reg_1508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal buff_x_1_load_26_reg_1513 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_27_reg_1518 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_27_reg_1523 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_28_reg_1548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal buff_x_1_load_28_reg_1553 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_29_reg_1558 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_29_reg_1563 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_30_reg_1588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal buff_x_1_load_30_reg_1593 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_load_31_reg_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_1_load_31_reg_1603 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_ce0 : STD_LOGIC;
    signal buff_A_we0 : STD_LOGIC;
    signal buff_A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce1 : STD_LOGIC;
    signal buff_A_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce2 : STD_LOGIC;
    signal buff_A_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce3 : STD_LOGIC;
    signal buff_A_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce4 : STD_LOGIC;
    signal buff_A_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce5 : STD_LOGIC;
    signal buff_A_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce6 : STD_LOGIC;
    signal buff_A_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce7 : STD_LOGIC;
    signal buff_A_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce8 : STD_LOGIC;
    signal buff_A_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce9 : STD_LOGIC;
    signal buff_A_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce10 : STD_LOGIC;
    signal buff_A_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce11 : STD_LOGIC;
    signal buff_A_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce12 : STD_LOGIC;
    signal buff_A_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce13 : STD_LOGIC;
    signal buff_A_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce14 : STD_LOGIC;
    signal buff_A_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce15 : STD_LOGIC;
    signal buff_A_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_1_ce0 : STD_LOGIC;
    signal buff_A_1_we0 : STD_LOGIC;
    signal buff_A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce1 : STD_LOGIC;
    signal buff_A_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce2 : STD_LOGIC;
    signal buff_A_1_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce3 : STD_LOGIC;
    signal buff_A_1_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce4 : STD_LOGIC;
    signal buff_A_1_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce5 : STD_LOGIC;
    signal buff_A_1_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce6 : STD_LOGIC;
    signal buff_A_1_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce7 : STD_LOGIC;
    signal buff_A_1_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce8 : STD_LOGIC;
    signal buff_A_1_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce9 : STD_LOGIC;
    signal buff_A_1_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce10 : STD_LOGIC;
    signal buff_A_1_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce11 : STD_LOGIC;
    signal buff_A_1_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce12 : STD_LOGIC;
    signal buff_A_1_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce13 : STD_LOGIC;
    signal buff_A_1_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce14 : STD_LOGIC;
    signal buff_A_1_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce15 : STD_LOGIC;
    signal buff_A_1_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_x_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_x_ce0 : STD_LOGIC;
    signal buff_x_we0 : STD_LOGIC;
    signal buff_x_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_x_ce1 : STD_LOGIC;
    signal buff_x_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_x_1_ce0 : STD_LOGIC;
    signal buff_x_1_we0 : STD_LOGIC;
    signal buff_x_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_x_1_ce1 : STD_LOGIC;
    signal buff_y_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_ce0 : STD_LOGIC;
    signal buff_y_out_we0 : STD_LOGIC;
    signal buff_y_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_ce1 : STD_LOGIC;
    signal buff_y_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_ce0 : STD_LOGIC;
    signal buff_y_out_1_we0 : STD_LOGIC;
    signal buff_y_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_1_ce1 : STD_LOGIC;
    signal buff_y_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp1_ce0 : STD_LOGIC;
    signal tmp1_we0 : STD_LOGIC;
    signal tmp1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_ce1 : STD_LOGIC;
    signal tmp1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp1_1_ce0 : STD_LOGIC;
    signal tmp1_1_we0 : STD_LOGIC;
    signal tmp1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_1_ce1 : STD_LOGIC;
    signal tmp1_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lprd_2_fu_767_ap_start : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_ap_done : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_ap_idle : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_ap_ready : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_A_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lprd_2_fu_767_A_0_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lprd_2_fu_767_A_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_we0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_we0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_ap_start : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_ap_done : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_ap_idle : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_ap_ready : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce1 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce2 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce3 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce4 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce5 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce6 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce7 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce8 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce9 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce10 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce11 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce12 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce13 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address14 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce14 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_address15 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_ce15 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce1 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce2 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce3 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce4 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce5 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce6 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce7 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce8 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce9 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce10 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce11 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce12 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce13 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address14 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce14 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_address15 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce15 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_1_we0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce1 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_we0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_tmp1_ce1 : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_ap_start : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_ap_done : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_ap_idle : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_ap_ready : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_we0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce1 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_we0 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce1 : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_ap_start : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_ap_done : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_ap_idle : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_ap_ready : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_y_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atax_Pipeline_lpwr_1_fu_864_y_out_write : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_ce0 : STD_LOGIC;
    signal grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_atax_Pipeline_lp1_fu_778_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal zext_ln11_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln11_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln5_fu_915_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_122 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal bitcast_ln12_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_ce : STD_LOGIC;
    signal grp_fu_1612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_ce : STD_LOGIC;
    signal grp_fu_1616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_ce : STD_LOGIC;
    signal grp_fu_1620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component atax_atax_Pipeline_lprd_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i : IN STD_LOGIC_VECTOR (5 downto 0);
        A_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_we0 : OUT STD_LOGIC;
        buff_A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_we0 : OUT STD_LOGIC;
        buff_A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_atax_Pipeline_lp1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce1 : OUT STD_LOGIC;
        buff_A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce2 : OUT STD_LOGIC;
        buff_A_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce3 : OUT STD_LOGIC;
        buff_A_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce4 : OUT STD_LOGIC;
        buff_A_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce5 : OUT STD_LOGIC;
        buff_A_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce6 : OUT STD_LOGIC;
        buff_A_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce7 : OUT STD_LOGIC;
        buff_A_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce8 : OUT STD_LOGIC;
        buff_A_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce9 : OUT STD_LOGIC;
        buff_A_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce10 : OUT STD_LOGIC;
        buff_A_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address11 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce11 : OUT STD_LOGIC;
        buff_A_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address12 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce12 : OUT STD_LOGIC;
        buff_A_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address13 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce13 : OUT STD_LOGIC;
        buff_A_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address14 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce14 : OUT STD_LOGIC;
        buff_A_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address15 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce15 : OUT STD_LOGIC;
        buff_A_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce1 : OUT STD_LOGIC;
        buff_A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce2 : OUT STD_LOGIC;
        buff_A_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce3 : OUT STD_LOGIC;
        buff_A_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce4 : OUT STD_LOGIC;
        buff_A_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce5 : OUT STD_LOGIC;
        buff_A_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce6 : OUT STD_LOGIC;
        buff_A_1_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce7 : OUT STD_LOGIC;
        buff_A_1_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce8 : OUT STD_LOGIC;
        buff_A_1_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce9 : OUT STD_LOGIC;
        buff_A_1_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce10 : OUT STD_LOGIC;
        buff_A_1_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address11 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce11 : OUT STD_LOGIC;
        buff_A_1_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address12 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce12 : OUT STD_LOGIC;
        buff_A_1_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address13 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce13 : OUT STD_LOGIC;
        buff_A_1_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address14 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce14 : OUT STD_LOGIC;
        buff_A_1_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address15 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce15 : OUT STD_LOGIC;
        buff_A_1_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tmp1_1_ce0 : OUT STD_LOGIC;
        tmp1_1_we0 : OUT STD_LOGIC;
        tmp1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tmp1_1_ce1 : OUT STD_LOGIC;
        tmp1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tmp1_ce0 : OUT STD_LOGIC;
        tmp1_we0 : OUT STD_LOGIC;
        tmp1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tmp1_ce1 : OUT STD_LOGIC;
        tmp1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_load_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_x_1_load_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC );
    end component;


    component atax_atax_Pipeline_lp3_lp4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tmp1_ce0 : OUT STD_LOGIC;
        tmp1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tmp1_1_ce0 : OUT STD_LOGIC;
        tmp1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_y_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_y_out_ce0 : OUT STD_LOGIC;
        buff_y_out_we0 : OUT STD_LOGIC;
        buff_y_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_y_out_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_y_out_ce1 : OUT STD_LOGIC;
        buff_y_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_y_out_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_y_out_1_ce0 : OUT STD_LOGIC;
        buff_y_out_1_we0 : OUT STD_LOGIC;
        buff_y_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_y_out_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_y_out_1_ce1 : OUT STD_LOGIC;
        buff_y_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC );
    end component;


    component atax_atax_Pipeline_lpwr_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        y_out_full_n : IN STD_LOGIC;
        y_out_write : OUT STD_LOGIC;
        buff_y_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_y_out_ce0 : OUT STD_LOGIC;
        buff_y_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_y_out_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_y_out_1_ce0 : OUT STD_LOGIC;
        buff_y_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_buff_A_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address11 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address12 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address13 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address14 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address15 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_buff_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buff_A_U : component atax_buff_A_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A_address0,
        ce0 => buff_A_ce0,
        we0 => buff_A_we0,
        d0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_d0,
        q0 => buff_A_q0,
        address1 => grp_atax_Pipeline_lp1_fu_778_buff_A_address1,
        ce1 => buff_A_ce1,
        q1 => buff_A_q1,
        address2 => grp_atax_Pipeline_lp1_fu_778_buff_A_address2,
        ce2 => buff_A_ce2,
        q2 => buff_A_q2,
        address3 => grp_atax_Pipeline_lp1_fu_778_buff_A_address3,
        ce3 => buff_A_ce3,
        q3 => buff_A_q3,
        address4 => grp_atax_Pipeline_lp1_fu_778_buff_A_address4,
        ce4 => buff_A_ce4,
        q4 => buff_A_q4,
        address5 => grp_atax_Pipeline_lp1_fu_778_buff_A_address5,
        ce5 => buff_A_ce5,
        q5 => buff_A_q5,
        address6 => grp_atax_Pipeline_lp1_fu_778_buff_A_address6,
        ce6 => buff_A_ce6,
        q6 => buff_A_q6,
        address7 => grp_atax_Pipeline_lp1_fu_778_buff_A_address7,
        ce7 => buff_A_ce7,
        q7 => buff_A_q7,
        address8 => grp_atax_Pipeline_lp1_fu_778_buff_A_address8,
        ce8 => buff_A_ce8,
        q8 => buff_A_q8,
        address9 => grp_atax_Pipeline_lp1_fu_778_buff_A_address9,
        ce9 => buff_A_ce9,
        q9 => buff_A_q9,
        address10 => grp_atax_Pipeline_lp1_fu_778_buff_A_address10,
        ce10 => buff_A_ce10,
        q10 => buff_A_q10,
        address11 => grp_atax_Pipeline_lp1_fu_778_buff_A_address11,
        ce11 => buff_A_ce11,
        q11 => buff_A_q11,
        address12 => grp_atax_Pipeline_lp1_fu_778_buff_A_address12,
        ce12 => buff_A_ce12,
        q12 => buff_A_q12,
        address13 => grp_atax_Pipeline_lp1_fu_778_buff_A_address13,
        ce13 => buff_A_ce13,
        q13 => buff_A_q13,
        address14 => grp_atax_Pipeline_lp1_fu_778_buff_A_address14,
        ce14 => buff_A_ce14,
        q14 => buff_A_q14,
        address15 => grp_atax_Pipeline_lp1_fu_778_buff_A_address15,
        ce15 => buff_A_ce15,
        q15 => buff_A_q15);

    buff_A_1_U : component atax_buff_A_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A_1_address0,
        ce0 => buff_A_1_ce0,
        we0 => buff_A_1_we0,
        d0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_d0,
        q0 => buff_A_1_q0,
        address1 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address1,
        ce1 => buff_A_1_ce1,
        q1 => buff_A_1_q1,
        address2 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address2,
        ce2 => buff_A_1_ce2,
        q2 => buff_A_1_q2,
        address3 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address3,
        ce3 => buff_A_1_ce3,
        q3 => buff_A_1_q3,
        address4 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address4,
        ce4 => buff_A_1_ce4,
        q4 => buff_A_1_q4,
        address5 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address5,
        ce5 => buff_A_1_ce5,
        q5 => buff_A_1_q5,
        address6 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address6,
        ce6 => buff_A_1_ce6,
        q6 => buff_A_1_q6,
        address7 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address7,
        ce7 => buff_A_1_ce7,
        q7 => buff_A_1_q7,
        address8 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address8,
        ce8 => buff_A_1_ce8,
        q8 => buff_A_1_q8,
        address9 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address9,
        ce9 => buff_A_1_ce9,
        q9 => buff_A_1_q9,
        address10 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address10,
        ce10 => buff_A_1_ce10,
        q10 => buff_A_1_q10,
        address11 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address11,
        ce11 => buff_A_1_ce11,
        q11 => buff_A_1_q11,
        address12 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address12,
        ce12 => buff_A_1_ce12,
        q12 => buff_A_1_q12,
        address13 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address13,
        ce13 => buff_A_1_ce13,
        q13 => buff_A_1_q13,
        address14 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address14,
        ce14 => buff_A_1_ce14,
        q14 => buff_A_1_q14,
        address15 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address15,
        ce15 => buff_A_1_ce15,
        q15 => buff_A_1_q15);

    buff_x_U : component atax_buff_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_x_address0,
        ce0 => buff_x_ce0,
        we0 => buff_x_we0,
        d0 => bitcast_ln12_fu_924_p1,
        q0 => buff_x_q0,
        address1 => buff_x_address1,
        ce1 => buff_x_ce1,
        q1 => buff_x_q1);

    buff_x_1_U : component atax_buff_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_x_1_address0,
        ce0 => buff_x_1_ce0,
        we0 => buff_x_1_we0,
        d0 => bitcast_ln12_fu_924_p1,
        q0 => buff_x_1_q0,
        address1 => buff_x_1_address1,
        ce1 => buff_x_1_ce1,
        q1 => buff_x_1_q1);

    buff_y_out_U : component atax_buff_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_y_out_address0,
        ce0 => buff_y_out_ce0,
        we0 => buff_y_out_we0,
        d0 => buff_y_out_d0,
        q0 => buff_y_out_q0,
        address1 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address1,
        ce1 => buff_y_out_ce1,
        q1 => buff_y_out_q1);

    buff_y_out_1_U : component atax_buff_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_y_out_1_address0,
        ce0 => buff_y_out_1_ce0,
        we0 => buff_y_out_1_we0,
        d0 => buff_y_out_1_d0,
        q0 => buff_y_out_1_q0,
        address1 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address1,
        ce1 => buff_y_out_1_ce1,
        q1 => buff_y_out_1_q1);

    tmp1_U : component atax_buff_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp1_address0,
        ce0 => tmp1_ce0,
        we0 => tmp1_we0,
        d0 => tmp1_d0,
        q0 => tmp1_q0,
        address1 => grp_atax_Pipeline_lp1_fu_778_tmp1_address1,
        ce1 => tmp1_ce1,
        q1 => tmp1_q1);

    tmp1_1_U : component atax_buff_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp1_1_address0,
        ce0 => tmp1_1_ce0,
        we0 => tmp1_1_we0,
        d0 => tmp1_1_d0,
        q0 => tmp1_1_q0,
        address1 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_address1,
        ce1 => tmp1_1_ce1,
        q1 => tmp1_1_q1);

    grp_atax_Pipeline_lprd_2_fu_767 : component atax_atax_Pipeline_lprd_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_atax_Pipeline_lprd_2_fu_767_ap_start,
        ap_done => grp_atax_Pipeline_lprd_2_fu_767_ap_done,
        ap_idle => grp_atax_Pipeline_lprd_2_fu_767_ap_idle,
        ap_ready => grp_atax_Pipeline_lprd_2_fu_767_ap_ready,
        i => trunc_ln11_reg_941,
        A_0_address0 => grp_atax_Pipeline_lprd_2_fu_767_A_0_address0,
        A_0_ce0 => grp_atax_Pipeline_lprd_2_fu_767_A_0_ce0,
        A_0_q0 => A_0_q0,
        A_1_address0 => grp_atax_Pipeline_lprd_2_fu_767_A_1_address0,
        A_1_ce0 => grp_atax_Pipeline_lprd_2_fu_767_A_1_ce0,
        A_1_q0 => A_1_q0,
        buff_A_address0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_address0,
        buff_A_ce0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_ce0,
        buff_A_we0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_we0,
        buff_A_d0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_d0,
        buff_A_1_address0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_address0,
        buff_A_1_ce0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_ce0,
        buff_A_1_we0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_we0,
        buff_A_1_d0 => grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_d0);

    grp_atax_Pipeline_lp1_fu_778 : component atax_atax_Pipeline_lp1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_atax_Pipeline_lp1_fu_778_ap_start,
        ap_done => grp_atax_Pipeline_lp1_fu_778_ap_done,
        ap_idle => grp_atax_Pipeline_lp1_fu_778_ap_idle,
        ap_ready => grp_atax_Pipeline_lp1_fu_778_ap_ready,
        buff_A_address0 => grp_atax_Pipeline_lp1_fu_778_buff_A_address0,
        buff_A_ce0 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce0,
        buff_A_q0 => buff_A_q0,
        buff_A_address1 => grp_atax_Pipeline_lp1_fu_778_buff_A_address1,
        buff_A_ce1 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce1,
        buff_A_q1 => buff_A_q1,
        buff_A_address2 => grp_atax_Pipeline_lp1_fu_778_buff_A_address2,
        buff_A_ce2 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce2,
        buff_A_q2 => buff_A_q2,
        buff_A_address3 => grp_atax_Pipeline_lp1_fu_778_buff_A_address3,
        buff_A_ce3 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce3,
        buff_A_q3 => buff_A_q3,
        buff_A_address4 => grp_atax_Pipeline_lp1_fu_778_buff_A_address4,
        buff_A_ce4 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce4,
        buff_A_q4 => buff_A_q4,
        buff_A_address5 => grp_atax_Pipeline_lp1_fu_778_buff_A_address5,
        buff_A_ce5 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce5,
        buff_A_q5 => buff_A_q5,
        buff_A_address6 => grp_atax_Pipeline_lp1_fu_778_buff_A_address6,
        buff_A_ce6 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce6,
        buff_A_q6 => buff_A_q6,
        buff_A_address7 => grp_atax_Pipeline_lp1_fu_778_buff_A_address7,
        buff_A_ce7 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce7,
        buff_A_q7 => buff_A_q7,
        buff_A_address8 => grp_atax_Pipeline_lp1_fu_778_buff_A_address8,
        buff_A_ce8 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce8,
        buff_A_q8 => buff_A_q8,
        buff_A_address9 => grp_atax_Pipeline_lp1_fu_778_buff_A_address9,
        buff_A_ce9 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce9,
        buff_A_q9 => buff_A_q9,
        buff_A_address10 => grp_atax_Pipeline_lp1_fu_778_buff_A_address10,
        buff_A_ce10 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce10,
        buff_A_q10 => buff_A_q10,
        buff_A_address11 => grp_atax_Pipeline_lp1_fu_778_buff_A_address11,
        buff_A_ce11 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce11,
        buff_A_q11 => buff_A_q11,
        buff_A_address12 => grp_atax_Pipeline_lp1_fu_778_buff_A_address12,
        buff_A_ce12 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce12,
        buff_A_q12 => buff_A_q12,
        buff_A_address13 => grp_atax_Pipeline_lp1_fu_778_buff_A_address13,
        buff_A_ce13 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce13,
        buff_A_q13 => buff_A_q13,
        buff_A_address14 => grp_atax_Pipeline_lp1_fu_778_buff_A_address14,
        buff_A_ce14 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce14,
        buff_A_q14 => buff_A_q14,
        buff_A_address15 => grp_atax_Pipeline_lp1_fu_778_buff_A_address15,
        buff_A_ce15 => grp_atax_Pipeline_lp1_fu_778_buff_A_ce15,
        buff_A_q15 => buff_A_q15,
        buff_A_1_address0 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address0,
        buff_A_1_ce0 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce0,
        buff_A_1_q0 => buff_A_1_q0,
        buff_A_1_address1 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address1,
        buff_A_1_ce1 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce1,
        buff_A_1_q1 => buff_A_1_q1,
        buff_A_1_address2 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address2,
        buff_A_1_ce2 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce2,
        buff_A_1_q2 => buff_A_1_q2,
        buff_A_1_address3 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address3,
        buff_A_1_ce3 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce3,
        buff_A_1_q3 => buff_A_1_q3,
        buff_A_1_address4 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address4,
        buff_A_1_ce4 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce4,
        buff_A_1_q4 => buff_A_1_q4,
        buff_A_1_address5 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address5,
        buff_A_1_ce5 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce5,
        buff_A_1_q5 => buff_A_1_q5,
        buff_A_1_address6 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address6,
        buff_A_1_ce6 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce6,
        buff_A_1_q6 => buff_A_1_q6,
        buff_A_1_address7 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address7,
        buff_A_1_ce7 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce7,
        buff_A_1_q7 => buff_A_1_q7,
        buff_A_1_address8 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address8,
        buff_A_1_ce8 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce8,
        buff_A_1_q8 => buff_A_1_q8,
        buff_A_1_address9 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address9,
        buff_A_1_ce9 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce9,
        buff_A_1_q9 => buff_A_1_q9,
        buff_A_1_address10 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address10,
        buff_A_1_ce10 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce10,
        buff_A_1_q10 => buff_A_1_q10,
        buff_A_1_address11 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address11,
        buff_A_1_ce11 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce11,
        buff_A_1_q11 => buff_A_1_q11,
        buff_A_1_address12 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address12,
        buff_A_1_ce12 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce12,
        buff_A_1_q12 => buff_A_1_q12,
        buff_A_1_address13 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address13,
        buff_A_1_ce13 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce13,
        buff_A_1_q13 => buff_A_1_q13,
        buff_A_1_address14 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address14,
        buff_A_1_ce14 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce14,
        buff_A_1_q14 => buff_A_1_q14,
        buff_A_1_address15 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_address15,
        buff_A_1_ce15 => grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce15,
        buff_A_1_q15 => buff_A_1_q15,
        tmp1_1_address0 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_address0,
        tmp1_1_ce0 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce0,
        tmp1_1_we0 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_we0,
        tmp1_1_d0 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_d0,
        tmp1_1_address1 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_address1,
        tmp1_1_ce1 => grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce1,
        tmp1_1_q1 => tmp1_1_q1,
        tmp1_address0 => grp_atax_Pipeline_lp1_fu_778_tmp1_address0,
        tmp1_ce0 => grp_atax_Pipeline_lp1_fu_778_tmp1_ce0,
        tmp1_we0 => grp_atax_Pipeline_lp1_fu_778_tmp1_we0,
        tmp1_d0 => grp_atax_Pipeline_lp1_fu_778_tmp1_d0,
        tmp1_address1 => grp_atax_Pipeline_lp1_fu_778_tmp1_address1,
        tmp1_ce1 => grp_atax_Pipeline_lp1_fu_778_tmp1_ce1,
        tmp1_q1 => tmp1_q1,
        buff_x_load => buff_x_load_reg_988,
        buff_x_1_load => buff_x_1_load_reg_993,
        buff_x_load_1 => buff_x_load_1_reg_998,
        buff_x_1_load_1 => buff_x_1_load_1_reg_1003,
        buff_x_load_2 => buff_x_load_2_reg_1028,
        buff_x_1_load_2 => buff_x_1_load_2_reg_1033,
        buff_x_load_3 => buff_x_load_3_reg_1038,
        buff_x_1_load_3 => buff_x_1_load_3_reg_1043,
        buff_x_load_4 => buff_x_load_4_reg_1068,
        buff_x_1_load_4 => buff_x_1_load_4_reg_1073,
        buff_x_load_5 => buff_x_load_5_reg_1078,
        buff_x_1_load_5 => buff_x_1_load_5_reg_1083,
        buff_x_load_6 => buff_x_load_6_reg_1108,
        buff_x_1_load_6 => buff_x_1_load_6_reg_1113,
        buff_x_load_7 => buff_x_load_7_reg_1118,
        buff_x_1_load_7 => buff_x_1_load_7_reg_1123,
        buff_x_load_8 => buff_x_load_8_reg_1148,
        buff_x_1_load_8 => buff_x_1_load_8_reg_1153,
        buff_x_load_9 => buff_x_load_9_reg_1158,
        buff_x_1_load_9 => buff_x_1_load_9_reg_1163,
        buff_x_load_10 => buff_x_load_10_reg_1188,
        buff_x_1_load_10 => buff_x_1_load_10_reg_1193,
        buff_x_load_11 => buff_x_load_11_reg_1198,
        buff_x_1_load_11 => buff_x_1_load_11_reg_1203,
        buff_x_load_12 => buff_x_load_12_reg_1228,
        buff_x_1_load_12 => buff_x_1_load_12_reg_1233,
        buff_x_load_13 => buff_x_load_13_reg_1238,
        buff_x_1_load_13 => buff_x_1_load_13_reg_1243,
        buff_x_load_14 => buff_x_load_14_reg_1268,
        buff_x_1_load_14 => buff_x_1_load_14_reg_1273,
        buff_x_load_15 => buff_x_load_15_reg_1278,
        buff_x_1_load_15 => buff_x_1_load_15_reg_1283,
        buff_x_load_16 => buff_x_load_16_reg_1308,
        buff_x_1_load_16 => buff_x_1_load_16_reg_1313,
        buff_x_load_17 => buff_x_load_17_reg_1318,
        buff_x_1_load_17 => buff_x_1_load_17_reg_1323,
        buff_x_load_18 => buff_x_load_18_reg_1348,
        buff_x_1_load_18 => buff_x_1_load_18_reg_1353,
        buff_x_load_19 => buff_x_load_19_reg_1358,
        buff_x_1_load_19 => buff_x_1_load_19_reg_1363,
        buff_x_load_20 => buff_x_load_20_reg_1388,
        buff_x_1_load_20 => buff_x_1_load_20_reg_1393,
        buff_x_load_21 => buff_x_load_21_reg_1398,
        buff_x_1_load_21 => buff_x_1_load_21_reg_1403,
        buff_x_load_22 => buff_x_load_22_reg_1428,
        buff_x_1_load_22 => buff_x_1_load_22_reg_1433,
        buff_x_load_23 => buff_x_load_23_reg_1438,
        buff_x_1_load_23 => buff_x_1_load_23_reg_1443,
        buff_x_load_24 => buff_x_load_24_reg_1468,
        buff_x_1_load_24 => buff_x_1_load_24_reg_1473,
        buff_x_load_25 => buff_x_load_25_reg_1478,
        buff_x_1_load_25 => buff_x_1_load_25_reg_1483,
        buff_x_load_26 => buff_x_load_26_reg_1508,
        buff_x_1_load_26 => buff_x_1_load_26_reg_1513,
        buff_x_load_27 => buff_x_load_27_reg_1518,
        buff_x_1_load_27 => buff_x_1_load_27_reg_1523,
        buff_x_load_28 => buff_x_load_28_reg_1548,
        buff_x_1_load_28 => buff_x_1_load_28_reg_1553,
        buff_x_load_29 => buff_x_load_29_reg_1558,
        buff_x_1_load_29 => buff_x_1_load_29_reg_1563,
        buff_x_load_30 => buff_x_load_30_reg_1588,
        buff_x_1_load_30 => buff_x_1_load_30_reg_1593,
        buff_x_load_31 => buff_x_load_31_reg_1598,
        buff_x_1_load_31 => buff_x_1_load_31_reg_1603,
        grp_fu_1608_p_din0 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_ce);

    grp_atax_Pipeline_lp3_lp4_fu_854 : component atax_atax_Pipeline_lp3_lp4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_atax_Pipeline_lp3_lp4_fu_854_ap_start,
        ap_done => grp_atax_Pipeline_lp3_lp4_fu_854_ap_done,
        ap_idle => grp_atax_Pipeline_lp3_lp4_fu_854_ap_idle,
        ap_ready => grp_atax_Pipeline_lp3_lp4_fu_854_ap_ready,
        tmp1_address0 => grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_address0,
        tmp1_ce0 => grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_ce0,
        tmp1_q0 => tmp1_q0,
        tmp1_1_address0 => grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_address0,
        tmp1_1_ce0 => grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_ce0,
        tmp1_1_q0 => tmp1_1_q0,
        buff_A_address0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_address0,
        buff_A_ce0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_ce0,
        buff_A_q0 => buff_A_q0,
        buff_A_1_address0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_address0,
        buff_A_1_ce0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_ce0,
        buff_A_1_q0 => buff_A_1_q0,
        buff_y_out_address0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address0,
        buff_y_out_ce0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce0,
        buff_y_out_we0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_we0,
        buff_y_out_d0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_d0,
        buff_y_out_address1 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address1,
        buff_y_out_ce1 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce1,
        buff_y_out_q1 => buff_y_out_q1,
        buff_y_out_1_address0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address0,
        buff_y_out_1_ce0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce0,
        buff_y_out_1_we0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_we0,
        buff_y_out_1_d0 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_d0,
        buff_y_out_1_address1 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address1,
        buff_y_out_1_ce1 => grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce1,
        buff_y_out_1_q1 => buff_y_out_1_q1,
        grp_fu_1608_p_din0 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_ce);

    grp_atax_Pipeline_lpwr_1_fu_864 : component atax_atax_Pipeline_lpwr_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_atax_Pipeline_lpwr_1_fu_864_ap_start,
        ap_done => grp_atax_Pipeline_lpwr_1_fu_864_ap_done,
        ap_idle => grp_atax_Pipeline_lpwr_1_fu_864_ap_idle,
        ap_ready => grp_atax_Pipeline_lpwr_1_fu_864_ap_ready,
        y_out_din => grp_atax_Pipeline_lpwr_1_fu_864_y_out_din,
        y_out_full_n => y_out_full_n,
        y_out_write => grp_atax_Pipeline_lpwr_1_fu_864_y_out_write,
        buff_y_out_address0 => grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_address0,
        buff_y_out_ce0 => grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_ce0,
        buff_y_out_q0 => buff_y_out_q0,
        buff_y_out_1_address0 => grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_address0,
        buff_y_out_1_ce0 => grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_ce0,
        buff_y_out_1_q0 => buff_y_out_1_q0);

    fadd_32ns_32ns_32_4_full_dsp_1_U153 : component atax_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1608_p0,
        din1 => grp_fu_1608_p1,
        ce => grp_fu_1608_ce,
        dout => grp_fu_1608_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U154 : component atax_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1612_p0,
        din1 => grp_fu_1612_p1,
        ce => grp_fu_1612_ce,
        dout => grp_fu_1612_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U155 : component atax_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1616_p0,
        din1 => grp_fu_1616_p1,
        ce => grp_fu_1616_ce,
        dout => grp_fu_1616_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U156 : component atax_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1620_p0,
        din1 => grp_fu_1620_p1,
        ce => grp_fu_1620_ce,
        dout => grp_fu_1620_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_atax_Pipeline_lp1_fu_778_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_atax_Pipeline_lp1_fu_778_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_atax_Pipeline_lp1_fu_778_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_atax_Pipeline_lp1_fu_778_ap_ready = ap_const_logic_1)) then 
                    grp_atax_Pipeline_lp1_fu_778_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_atax_Pipeline_lp3_lp4_fu_854_ap_ready = ap_const_logic_1)) then 
                    grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_atax_Pipeline_lprd_2_fu_767_ap_ready = ap_const_logic_1)) then 
                    grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_atax_Pipeline_lpwr_1_fu_864_ap_ready = ap_const_logic_1)) then 
                    grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_122 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_fu_122 <= add_ln11_reg_949;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln11_reg_949 <= add_ln11_fu_890_p2;
                lshr_ln5_reg_958 <= i_fu_122(5 downto 1);
                trunc_ln11_1_reg_954 <= trunc_ln11_1_fu_901_p1;
                trunc_ln11_reg_941 <= trunc_ln11_fu_880_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                buff_x_1_load_10_reg_1193 <= buff_x_1_q0;
                buff_x_1_load_11_reg_1203 <= buff_x_1_q1;
                buff_x_load_10_reg_1188 <= buff_x_q0;
                buff_x_load_11_reg_1198 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                buff_x_1_load_12_reg_1233 <= buff_x_1_q0;
                buff_x_1_load_13_reg_1243 <= buff_x_1_q1;
                buff_x_load_12_reg_1228 <= buff_x_q0;
                buff_x_load_13_reg_1238 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                buff_x_1_load_14_reg_1273 <= buff_x_1_q0;
                buff_x_1_load_15_reg_1283 <= buff_x_1_q1;
                buff_x_load_14_reg_1268 <= buff_x_q0;
                buff_x_load_15_reg_1278 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                buff_x_1_load_16_reg_1313 <= buff_x_1_q0;
                buff_x_1_load_17_reg_1323 <= buff_x_1_q1;
                buff_x_load_16_reg_1308 <= buff_x_q0;
                buff_x_load_17_reg_1318 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                buff_x_1_load_18_reg_1353 <= buff_x_1_q0;
                buff_x_1_load_19_reg_1363 <= buff_x_1_q1;
                buff_x_load_18_reg_1348 <= buff_x_q0;
                buff_x_load_19_reg_1358 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                buff_x_1_load_1_reg_1003 <= buff_x_1_q0;
                buff_x_1_load_reg_993 <= buff_x_1_q1;
                buff_x_load_1_reg_998 <= buff_x_q0;
                buff_x_load_reg_988 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                buff_x_1_load_20_reg_1393 <= buff_x_1_q0;
                buff_x_1_load_21_reg_1403 <= buff_x_1_q1;
                buff_x_load_20_reg_1388 <= buff_x_q0;
                buff_x_load_21_reg_1398 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                buff_x_1_load_22_reg_1433 <= buff_x_1_q0;
                buff_x_1_load_23_reg_1443 <= buff_x_1_q1;
                buff_x_load_22_reg_1428 <= buff_x_q0;
                buff_x_load_23_reg_1438 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                buff_x_1_load_24_reg_1473 <= buff_x_1_q0;
                buff_x_1_load_25_reg_1483 <= buff_x_1_q1;
                buff_x_load_24_reg_1468 <= buff_x_q0;
                buff_x_load_25_reg_1478 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                buff_x_1_load_26_reg_1513 <= buff_x_1_q0;
                buff_x_1_load_27_reg_1523 <= buff_x_1_q1;
                buff_x_load_26_reg_1508 <= buff_x_q0;
                buff_x_load_27_reg_1518 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                buff_x_1_load_28_reg_1553 <= buff_x_1_q0;
                buff_x_1_load_29_reg_1563 <= buff_x_1_q1;
                buff_x_load_28_reg_1548 <= buff_x_q0;
                buff_x_load_29_reg_1558 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                buff_x_1_load_2_reg_1033 <= buff_x_1_q0;
                buff_x_1_load_3_reg_1043 <= buff_x_1_q1;
                buff_x_load_2_reg_1028 <= buff_x_q0;
                buff_x_load_3_reg_1038 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                buff_x_1_load_30_reg_1593 <= buff_x_1_q0;
                buff_x_1_load_31_reg_1603 <= buff_x_1_q1;
                buff_x_load_30_reg_1588 <= buff_x_q0;
                buff_x_load_31_reg_1598 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                buff_x_1_load_4_reg_1073 <= buff_x_1_q0;
                buff_x_1_load_5_reg_1083 <= buff_x_1_q1;
                buff_x_load_4_reg_1068 <= buff_x_q0;
                buff_x_load_5_reg_1078 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                buff_x_1_load_6_reg_1113 <= buff_x_1_q0;
                buff_x_1_load_7_reg_1123 <= buff_x_1_q1;
                buff_x_load_6_reg_1108 <= buff_x_q0;
                buff_x_load_7_reg_1118 <= buff_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                buff_x_1_load_8_reg_1153 <= buff_x_1_q0;
                buff_x_1_load_9_reg_1163 <= buff_x_1_q1;
                buff_x_load_8_reg_1148 <= buff_x_q0;
                buff_x_load_9_reg_1158 <= buff_x_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_atax_Pipeline_lprd_2_fu_767_ap_done, grp_atax_Pipeline_lp1_fu_778_ap_done, grp_atax_Pipeline_lp3_lp4_fu_854_ap_done, grp_atax_Pipeline_lpwr_1_fu_864_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, icmp_ln11_fu_884_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln11_fu_884_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_atax_Pipeline_lprd_2_fu_767_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_atax_Pipeline_lp1_fu_778_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_atax_Pipeline_lp3_lp4_fu_854_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_atax_Pipeline_lpwr_1_fu_864_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_0_address0 <= grp_atax_Pipeline_lprd_2_fu_767_A_0_address0;
    A_0_ce0 <= grp_atax_Pipeline_lprd_2_fu_767_A_0_ce0;
    A_1_address0 <= grp_atax_Pipeline_lprd_2_fu_767_A_1_address0;
    A_1_ce0 <= grp_atax_Pipeline_lprd_2_fu_767_A_1_ce0;
    add_ln11_fu_890_p2 <= std_logic_vector(unsigned(i_fu_122) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_ap_done)
    begin
        if ((grp_atax_Pipeline_lp1_fu_778_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_ap_done)
    begin
        if ((grp_atax_Pipeline_lp3_lp4_fu_854_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_atax_Pipeline_lpwr_1_fu_864_ap_done)
    begin
        if ((grp_atax_Pipeline_lpwr_1_fu_864_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_ap_done)
    begin
        if ((grp_atax_Pipeline_lprd_2_fu_767_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_atax_Pipeline_lpwr_1_fu_864_ap_done, ap_CS_fsm_state25)
    begin
        if (((grp_atax_Pipeline_lpwr_1_fu_864_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_atax_Pipeline_lpwr_1_fu_864_ap_done, ap_CS_fsm_state25)
    begin
        if (((grp_atax_Pipeline_lpwr_1_fu_864_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln12_fu_924_p1 <= x_q0;

    buff_A_1_address0_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_address0, grp_atax_Pipeline_lp1_fu_778_buff_A_1_address0, grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_A_1_address0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_address0 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_1_address0 <= grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_address0;
        else 
            buff_A_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_1_ce0_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_ce0, grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce0, grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_A_1_ce0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce0 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_1_ce0 <= grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_ce0;
        else 
            buff_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce1 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce1;
        else 
            buff_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce10_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce10, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce10 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce10;
        else 
            buff_A_1_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce11_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce11, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce11 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce11;
        else 
            buff_A_1_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce12_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce12, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce12 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce12;
        else 
            buff_A_1_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce13_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce13, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce13 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce13;
        else 
            buff_A_1_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce14_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce14, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce14 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce14;
        else 
            buff_A_1_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce15_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce15, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce15 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce15;
        else 
            buff_A_1_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce2_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce2, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce2 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce2;
        else 
            buff_A_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce3_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce3 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce3;
        else 
            buff_A_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce4_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce4, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce4 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce4;
        else 
            buff_A_1_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce5_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce5, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce5 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce5;
        else 
            buff_A_1_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce6_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce6, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce6 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce6;
        else 
            buff_A_1_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce7_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce7 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce7;
        else 
            buff_A_1_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce8_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce8, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce8 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce8;
        else 
            buff_A_1_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce9_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce9, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce9 <= grp_atax_Pipeline_lp1_fu_778_buff_A_1_ce9;
        else 
            buff_A_1_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_we0_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_1_we0 <= grp_atax_Pipeline_lprd_2_fu_767_buff_A_1_we0;
        else 
            buff_A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_address0_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_buff_A_address0, grp_atax_Pipeline_lp1_fu_778_buff_A_address0, grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_address0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_A_address0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_address0 <= grp_atax_Pipeline_lp1_fu_778_buff_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_address0 <= grp_atax_Pipeline_lprd_2_fu_767_buff_A_address0;
        else 
            buff_A_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_ce0_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_buff_A_ce0, grp_atax_Pipeline_lp1_fu_778_buff_A_ce0, grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_ce0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_A_ce0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce0 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_ce0 <= grp_atax_Pipeline_lprd_2_fu_767_buff_A_ce0;
        else 
            buff_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce1 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce1;
        else 
            buff_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce10_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce10, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce10 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce10;
        else 
            buff_A_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce11_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce11, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce11 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce11;
        else 
            buff_A_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce12_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce12, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce12 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce12;
        else 
            buff_A_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce13_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce13, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce13 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce13;
        else 
            buff_A_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce14_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce14, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce14 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce14;
        else 
            buff_A_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce15_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce15, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce15 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce15;
        else 
            buff_A_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce2_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce2, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce2 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce2;
        else 
            buff_A_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce3_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce3 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce3;
        else 
            buff_A_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce4_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce4, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce4 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce4;
        else 
            buff_A_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce5_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce5, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce5 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce5;
        else 
            buff_A_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce6_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce6, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce6 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce6;
        else 
            buff_A_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce7_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce7 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce7;
        else 
            buff_A_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce8_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce8, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce8 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce8;
        else 
            buff_A_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce9_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_buff_A_ce9, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce9 <= grp_atax_Pipeline_lp1_fu_778_buff_A_ce9;
        else 
            buff_A_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_we0_assign_proc : process(grp_atax_Pipeline_lprd_2_fu_767_buff_A_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_we0 <= grp_atax_Pipeline_lprd_2_fu_767_buff_A_we0;
        else 
            buff_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_x_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state3, zext_ln5_fu_915_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_x_1_address0 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_x_1_address0 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_x_1_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_x_1_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_x_1_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_x_1_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_x_1_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_x_1_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_x_1_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_x_1_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_x_1_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_x_1_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_x_1_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_x_1_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_x_1_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_x_1_address0 <= zext_ln5_fu_915_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_x_1_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        else 
            buff_x_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_x_1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_x_1_address1 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_x_1_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_x_1_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_x_1_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_x_1_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_x_1_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_x_1_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_x_1_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_x_1_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_x_1_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_x_1_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_x_1_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_x_1_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_x_1_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_x_1_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_x_1_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            buff_x_1_address1 <= "XXXXX";
        end if; 
    end process;


    buff_x_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buff_x_1_ce0 <= ap_const_logic_1;
        else 
            buff_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_x_1_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buff_x_1_ce1 <= ap_const_logic_1;
        else 
            buff_x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_x_1_we0_assign_proc : process(trunc_ln11_1_reg_954, ap_CS_fsm_state3)
    begin
        if (((trunc_ln11_1_reg_954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            buff_x_1_we0 <= ap_const_logic_1;
        else 
            buff_x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_x_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state3, zext_ln5_fu_915_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_x_address0 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_x_address0 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_x_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_x_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_x_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_x_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_x_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_x_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_x_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_x_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_x_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_x_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_x_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_x_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_x_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_x_address0 <= zext_ln5_fu_915_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_x_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        else 
            buff_x_address0 <= "XXXXX";
        end if; 
    end process;


    buff_x_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_x_address1 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_x_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_x_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_x_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_x_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_x_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_x_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_x_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_x_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_x_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_x_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_x_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_x_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_x_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_x_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_x_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            buff_x_address1 <= "XXXXX";
        end if; 
    end process;


    buff_x_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buff_x_ce0 <= ap_const_logic_1;
        else 
            buff_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_x_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buff_x_ce1 <= ap_const_logic_1;
        else 
            buff_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_x_we0_assign_proc : process(trunc_ln11_1_reg_954, ap_CS_fsm_state3)
    begin
        if (((trunc_ln11_1_reg_954 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            buff_x_we0 <= ap_const_logic_1;
        else 
            buff_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_1_address0_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address0, grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state23, ap_CS_fsm_state25, zext_ln5_fu_915_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_y_out_1_address0 <= zext_ln5_fu_915_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_y_out_1_address0 <= grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_1_address0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_address0;
        else 
            buff_y_out_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_y_out_1_ce0_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce0, grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_y_out_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_y_out_1_ce0 <= grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_1_ce0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce0;
        else 
            buff_y_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_1_ce1_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_1_ce1 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_ce1;
        else 
            buff_y_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_1_d0_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_d0, ap_CS_fsm_state3, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_y_out_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_1_d0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_d0;
        else 
            buff_y_out_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_y_out_1_we0_assign_proc : process(trunc_ln11_1_reg_954, grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_we0, ap_CS_fsm_state3, ap_CS_fsm_state23)
    begin
        if (((trunc_ln11_1_reg_954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            buff_y_out_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_1_we0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_1_we0;
        else 
            buff_y_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_address0_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address0, grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_address0, ap_CS_fsm_state3, ap_CS_fsm_state23, ap_CS_fsm_state25, zext_ln5_fu_915_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_y_out_address0 <= zext_ln5_fu_915_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_y_out_address0 <= grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_address0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_address0;
        else 
            buff_y_out_address0 <= "XXXXX";
        end if; 
    end process;


    buff_y_out_ce0_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce0, grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_ce0, ap_CS_fsm_state3, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_y_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_y_out_ce0 <= grp_atax_Pipeline_lpwr_1_fu_864_buff_y_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_ce0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce0;
        else 
            buff_y_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_ce1_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_ce1 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_ce1;
        else 
            buff_y_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_d0_assign_proc : process(grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_d0, ap_CS_fsm_state3, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_y_out_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_d0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_d0;
        else 
            buff_y_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_y_out_we0_assign_proc : process(trunc_ln11_1_reg_954, grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_we0, ap_CS_fsm_state3, ap_CS_fsm_state23)
    begin
        if (((trunc_ln11_1_reg_954 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            buff_y_out_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_y_out_we0 <= grp_atax_Pipeline_lp3_lp4_fu_854_buff_y_out_we0;
        else 
            buff_y_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_atax_Pipeline_lp1_fu_778_ap_start <= grp_atax_Pipeline_lp1_fu_778_ap_start_reg;
    grp_atax_Pipeline_lp3_lp4_fu_854_ap_start <= grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg;
    grp_atax_Pipeline_lprd_2_fu_767_ap_start <= grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg;
    grp_atax_Pipeline_lpwr_1_fu_864_ap_start <= grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg;

    grp_fu_1608_ce_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_ce, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1608_ce <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1608_ce <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_ce;
        else 
            grp_fu_1608_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1608_p0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din0, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1608_p0 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1608_p0 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din0;
        else 
            grp_fu_1608_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1608_p1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din1, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1608_p1 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1608_p1 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1608_p_din1;
        else 
            grp_fu_1608_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1612_ce_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_ce, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1612_ce <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1612_ce <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_ce;
        else 
            grp_fu_1612_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1612_p0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din0, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1612_p0 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1612_p0 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din0;
        else 
            grp_fu_1612_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1612_p1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din1, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1612_p1 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1612_p1 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1612_p_din1;
        else 
            grp_fu_1612_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1616_ce_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_ce, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1616_ce <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1616_ce <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_ce;
        else 
            grp_fu_1616_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1616_p0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din0, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1616_p0 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1616_p0 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din0;
        else 
            grp_fu_1616_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1616_p1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din1, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1616_p1 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1616_p1 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1616_p_din1;
        else 
            grp_fu_1616_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1620_ce_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_ce, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1620_ce <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1620_ce <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_ce;
        else 
            grp_fu_1620_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1620_p0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din0, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1620_p0 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1620_p0 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din0;
        else 
            grp_fu_1620_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1620_p1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din1, grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1620_p1 <= grp_atax_Pipeline_lp3_lp4_fu_854_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1620_p1 <= grp_atax_Pipeline_lp1_fu_778_grp_fu_1620_p_din1;
        else 
            grp_fu_1620_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln11_fu_884_p2 <= "1" when (i_fu_122 = ap_const_lv7_40) else "0";

    tmp1_1_address0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_1_address0, grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state21, ap_CS_fsm_state23, zext_ln5_fu_915_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            tmp1_1_address0 <= zext_ln5_fu_915_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            tmp1_1_address0 <= grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_1_address0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_1_address0;
        else 
            tmp1_1_address0 <= "XXXXX";
        end if; 
    end process;


    tmp1_1_ce0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce0, grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            tmp1_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            tmp1_1_ce0 <= grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_1_ce0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce0;
        else 
            tmp1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp1_1_ce1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_1_ce1 <= grp_atax_Pipeline_lp1_fu_778_tmp1_1_ce1;
        else 
            tmp1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tmp1_1_d0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_1_d0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            tmp1_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_1_d0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_1_d0;
        else 
            tmp1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp1_1_we0_assign_proc : process(trunc_ln11_1_reg_954, grp_atax_Pipeline_lp1_fu_778_tmp1_1_we0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if (((trunc_ln11_1_reg_954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp1_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_1_we0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_1_we0;
        else 
            tmp1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp1_address0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_address0, grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_address0, ap_CS_fsm_state3, ap_CS_fsm_state21, ap_CS_fsm_state23, zext_ln5_fu_915_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            tmp1_address0 <= zext_ln5_fu_915_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            tmp1_address0 <= grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_address0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_address0;
        else 
            tmp1_address0 <= "XXXXX";
        end if; 
    end process;


    tmp1_ce0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_ce0, grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            tmp1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            tmp1_ce0 <= grp_atax_Pipeline_lp3_lp4_fu_854_tmp1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_ce0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_ce0;
        else 
            tmp1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp1_ce1_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_ce1 <= grp_atax_Pipeline_lp1_fu_778_tmp1_ce1;
        else 
            tmp1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tmp1_d0_assign_proc : process(grp_atax_Pipeline_lp1_fu_778_tmp1_d0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            tmp1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_d0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_d0;
        else 
            tmp1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp1_we0_assign_proc : process(trunc_ln11_1_reg_954, grp_atax_Pipeline_lp1_fu_778_tmp1_we0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if (((trunc_ln11_1_reg_954 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp1_we0 <= grp_atax_Pipeline_lp1_fu_778_tmp1_we0;
        else 
            tmp1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln11_1_fu_901_p1 <= i_fu_122(1 - 1 downto 0);
    trunc_ln11_fu_880_p1 <= i_fu_122(6 - 1 downto 0);
    x_address0 <= zext_ln11_fu_896_p1(6 - 1 downto 0);

    x_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_ce0 <= ap_const_logic_1;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y_out_din <= grp_atax_Pipeline_lpwr_1_fu_864_y_out_din;

    y_out_write_assign_proc : process(grp_atax_Pipeline_lpwr_1_fu_864_y_out_write, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            y_out_write <= grp_atax_Pipeline_lpwr_1_fu_864_y_out_write;
        else 
            y_out_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln11_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_122),64));
    zext_ln5_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_reg_958),64));
end behav;
