
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.68    0.71   16.95 v wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1936 (net)
                  0.68    0.03   16.98 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.44    0.43   17.41 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.44    0.00   17.41 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.55    1.03   18.45 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.56    0.06   18.51 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.57   19.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   19.09 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   19.36 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   19.36 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   19.74 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01   19.75 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.33   20.07 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.08 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   20.42 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   20.42 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.72 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.72 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   20.98 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   20.98 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.31   21.30 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   21.30 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35   21.65 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.65 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.98 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.98 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   22.29 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.29 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.59    0.61   22.90 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.26                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.59    0.00   22.90 v clkbuf_leaf_964_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.36   23.26 v clkbuf_leaf_964_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_964_clock_ctrl.core_clk (net)
                  0.09    0.00   23.26 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.26    0.81   24.07 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.26    0.00   24.07 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   24.74 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.01    0.00   24.75 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.55    0.44   25.19 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.19                           mgmt_buffers.user_reset (net)
                  0.55    0.01   25.20 v wire1426/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.43    1.19   26.39 v wire1426/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.35                           net1426 (net)
                  1.45    0.09   26.48 v wire1425/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.31    1.29   27.77 v wire1425/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.17                           net1425 (net)
                  1.31    0.03   27.79 v soc.core.sram.ram512x32.RAM00/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 27.79   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01   30.50 ^ wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.79   31.29 ^ wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1936 (net)
                  1.13    0.03   31.33 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.24    0.22   31.54 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.24    0.00   31.54 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.86    1.09   32.63 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.86    0.06   32.69 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.13 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.13 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   33.39 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   33.39 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.35   33.74 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.29    0.01   33.75 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.04 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.04 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.34 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.35 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.61 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.61 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.84 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.84 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.12 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.12 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   35.43 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.20    0.00   35.43 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   35.71 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.71 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27   35.99 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.99 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.41    0.43   36.41 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.19                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.41    0.00   36.42 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.28   36.70 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   36.70 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.34   37.05 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.30                           clknet_opt_1_1_clock_ctrl.core_clk (net)
                  0.29    0.01   37.06 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.96   clock uncertainty
                          0.24   37.19   clock reconvergence pessimism
                         -0.59   36.60   library setup time
                                 36.60   data required time
-----------------------------------------------------------------------------
                                 36.60   data required time
                                -27.79   data arrival time
-----------------------------------------------------------------------------
                                  8.80   slack (MET)


Startpoint: _34413_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34435_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.29    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.29    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.55    0.58   25.58 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.55    0.01   25.59 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.46   26.05 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   26.05 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.43   26.48 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.30    0.01   26.49 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   26.91 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   26.92 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   27.36 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.30    0.01   27.37 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39   27.76 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.76 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.50   28.27 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03   28.30 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44   28.74 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01   28.74 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.38   29.13 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.26    0.01   29.13 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   29.53 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01   29.54 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   29.93 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01   29.94 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.34 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   30.34 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.42   30.76 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.28    0.01   30.77 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.46   31.24 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.33    0.01   31.25 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.41   31.66 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.23    0.00   31.66 v _34413_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.23    1.65   33.32 ^ _34413_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.07                           gpio_control_in_1[6].serial_data_out (net)
                  1.23    0.01   33.33 ^ _34435_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.33   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.46    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00   50.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.92    0.65   50.65 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.92    0.01   50.67 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43   51.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   51.09 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.36   51.45 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.28    0.01   51.46 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   51.82 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   51.82 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37   52.19 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.28    0.01   52.20 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   52.53 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   52.53 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.42   52.95 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.40    0.03   52.98 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37   53.35 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.00   53.35 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.36   53.71 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.42    0.00   53.72 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   54.09 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   54.09 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.43 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01   54.43 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.77 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.01   54.77 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   55.13 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.27    0.01   55.14 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   55.52 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   55.53 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34   55.88 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00   55.88 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   56.21 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01   56.22 ^ _34435_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   56.12   clock uncertainty
                          0.46   56.58   clock reconvergence pessimism
                         -0.41   56.16   library setup time
                                 56.16   data required time
-----------------------------------------------------------------------------
                                 56.16   data required time
                                -33.33   data arrival time
-----------------------------------------------------------------------------
                                 22.84   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
