--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 19.082 ns
From           : mosii
To             : psu_ctrl:psu_ctrl_slave|mosi_temp
From Clock     : --
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.053 ns
From           : dispatch:cc_dispatch_block|dispatch_wishbone:wishbone|pres_state.WB_CYCLE
To             : sram1_data[15]
From Clock     : inclk14
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.639 ns
From           : manchester_sigdet
To             : ylw_led
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.005 ns
From           : fibre_rx_data[0]
To             : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|dpram_i4v:fiforam|altsyncram_9nf1:altsyncram7|ram_block8a6~porta_datain_reg2
From Clock     : --
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.542 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 51.39 MHz ( period = 19.458 ns )
From           : dispatch:cc_dispatch_block|dispatch_wishbone:wishbone|pres_state.WB_CYCLE
To             : dispatch:cc_dispatch_block|altsyncram:buf|altsyncram_a9p3:auto_generated|ram_block1a2~porta_datain_reg4
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 1.804 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reg:par_id_reg|reg_o[6]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a12~porta_address_reg3
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 3.148 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 145.94 MHz ( period = 6.852 ns )
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver_b|binary_counter:sample_counter|count[1]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver_b|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14|ram_block15a9~porta_datain_reg13
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 14.693 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 188.43 MHz ( period = 5.307 ns )
From           : cc_reset:cc_reset_block|us_timer:timeout_timer2|us_count[25]
To             : cc_reset:cc_reset_block|current_state2.ASSERT_SUBRACK_BCLR
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'manch_pll:manch_pll_block|altpll:altpll_component|_clk0'
Slack          : 18.464 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 325.52 MHz ( period = 3.072 ns )
From           : dv_rx:dv_rx_slave|manch_det_temp
To             : dv_rx:dv_rx_slave|manch_dat~0
From Clock     : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
To Clock       : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 36.186 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 262.19 MHz ( period = 3.814 ns )
From           : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|pres_state.IDLE
To             : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|a_graycounter_t16:rdptr_g|counter6a[4]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'fibre_rx_clkr'
Slack          : 0.445 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_graycounter_v16:wrptr_g|counter6a[7]~19
To             : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_graycounter_v16:wrptr_g|counter6a[7]~19
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.643 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|cmd_translator:i_cmd_translator|f_rx_cmd_code[12]
To             : issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|reg:cmd_code_reg|reg_o[12]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.669 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_lc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10|dffe12a[0]
To             : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_lc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10|dffe13a[0]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'manch_pll:manch_pll_block|altpll:altpll_component|_clk0'
Slack          : 0.670 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : dv_rx:dv_rx_slave|shift_reg:rx_buffer|reg[37]
To             : dv_rx:dv_rx_slave|shift_reg:rx_buffer|reg[38]
From Clock     : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
To Clock       : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.674 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : dispatch:psuc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp
To             : dispatch:psuc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 2.989 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a22~porta_datain_reg4
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a22~porta_memory_reg4
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

