Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_la_tb_behav xil_defaultlib.fir_la_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/user_proj_example.v" Line 1. Module user_proj_example doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/wb_fir_wrapper.v" Line 1. Module wb_fir_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/fir.v" Line 1. Module fir doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/user_proj_example.v" Line 1. Module user_proj_example doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/wb_fir_wrapper.v" Line 1. Module wb_fir_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/fir.v" Line 1. Module fir doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.wb_fir_wrapper
Compiling module xil_defaultlib.user_proj_example
Compiling module xil_defaultlib.fir_la_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_la_tb_behav
