Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Feb 21 17:11:22 2026
| Host         : DESKTOP-8MH7P2E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    41          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: u_tick_generator/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.186        0.000                      0                   43        0.227        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.186        0.000                      0                   43        0.227        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.828ns (23.165%)  route 2.746ns (76.835%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_btn_debouncer/U_debouncer_btnL/count_reg[3]/Q
                         net (fo=2, routed)           1.123     6.733    u_btn_debouncer/U_debouncer_btnL/count[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.857 f  u_btn_debouncer/U_debouncer_btnL/btn_state_i_4/O
                         net (fo=1, routed)           0.403     7.260    u_btn_debouncer/U_debouncer_btnL/btn_state_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.384 f  u_btn_debouncer/U_debouncer_btnL/btn_state_i_3/O
                         net (fo=21, routed)          0.841     8.226    u_btn_debouncer/U_debouncer_btnL/btn_state_i_3_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.350 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_1/O
                         net (fo=1, routed)           0.379     8.729    u_btn_debouncer/U_debouncer_btnL/btn_state
    SLICE_X2Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.518    14.859    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X2Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.915    u_btn_debouncer/U_debouncer_btnL/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.859ns (52.006%)  route 1.716ns (47.994%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    u_tick_generator/CLK
    SLICE_X29Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_tick_generator/r_tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.774     6.318    u_tick_generator/r_tick_counter[6]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.975 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.092    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.415 r  u_tick_generator/r_tick_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.941     8.356    u_tick_generator/r_tick_counter0_carry__2_n_6
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.306     8.662 r  u_tick_generator/r_tick_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.662    u_tick_generator/r_tick_counter_0[14]
    SLICE_X32Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    u_tick_generator/CLK
    SLICE_X32Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.029    15.040    u_tick_generator/r_tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.995ns (56.107%)  route 1.561ns (43.893%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.348    u_btn_debouncer/U_debouncer_btnL/count[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  u_btn_debouncer/U_debouncer_btnL/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    u_btn_debouncer/U_debouncer_btnL/count0_carry_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    u_btn_debouncer/U_debouncer_btnL/count0_carry__0_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    u_btn_debouncer/U_debouncer_btnL/count0_carry__1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.584 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__2/O[1]
                         net (fo=1, routed)           0.823     8.407    u_btn_debouncer/U_debouncer_btnL/count0[14]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.303     8.710 r  u_btn_debouncer/U_debouncer_btnL/count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.710    u_btn_debouncer/U_debouncer_btnL/count[14]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.518    14.859    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.029    15.113    u_btn_debouncer/U_debouncer_btnL/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.013ns (56.509%)  route 1.549ns (43.491%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.348    u_btn_debouncer/U_debouncer_btnL/count[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  u_btn_debouncer/U_debouncer_btnL/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    u_btn_debouncer/U_debouncer_btnL/count0_carry_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    u_btn_debouncer/U_debouncer_btnL/count0_carry__0_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    u_btn_debouncer/U_debouncer_btnL/count0_carry__1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.364    u_btn_debouncer/U_debouncer_btnL/count0_carry__2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.603 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__3/O[2]
                         net (fo=1, routed)           0.812     8.415    u_btn_debouncer/U_debouncer_btnL/count0[19]
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.302     8.717 r  u_btn_debouncer/U_debouncer_btnL/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.717    u_btn_debouncer/U_debouncer_btnL/count[19]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[19]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.031    15.127    u_btn_debouncer/U_debouncer_btnL/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.863ns (53.816%)  route 1.599ns (46.184%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.348    u_btn_debouncer/U_debouncer_btnL/count[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  u_btn_debouncer/U_debouncer_btnL/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    u_btn_debouncer/U_debouncer_btnL/count0_carry_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    u_btn_debouncer/U_debouncer_btnL/count0_carry__0_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.449 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__1/O[3]
                         net (fo=1, routed)           0.861     8.310    u_btn_debouncer/U_debouncer_btnL/count0[12]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.306     8.616 r  u_btn_debouncer/U_debouncer_btnL/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.616    u_btn_debouncer/U_debouncer_btnL/count[12]_i_1_n_0
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.857    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.031    15.126    u_btn_debouncer/U_debouncer_btnL/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.143%)  route 2.602ns (75.857%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  u_btn_debouncer/U_debouncer_btnL/count_reg[3]/Q
                         net (fo=2, routed)           1.123     6.733    u_btn_debouncer/U_debouncer_btnL/count[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_4/O
                         net (fo=1, routed)           0.403     7.260    u_btn_debouncer/U_debouncer_btnL/btn_state_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.384 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_3/O
                         net (fo=21, routed)          1.076     8.460    u_btn_debouncer/U_debouncer_btnL/btn_state_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  u_btn_debouncer/U_debouncer_btnL/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.584    u_btn_debouncer/U_debouncer_btnL/count[17]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[17]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.029    15.125    u_btn_debouncer/U_debouncer_btnL/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 2.109ns (61.518%)  route 1.319ns (38.482%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.348    u_btn_debouncer/U_debouncer_btnL/count[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  u_btn_debouncer/U_debouncer_btnL/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    u_btn_debouncer/U_debouncer_btnL/count0_carry_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    u_btn_debouncer/U_debouncer_btnL/count0_carry__0_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    u_btn_debouncer/U_debouncer_btnL/count0_carry__1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.364    u_btn_debouncer/U_debouncer_btnL/count0_carry__2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.698 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__3/O[1]
                         net (fo=1, routed)           0.581     8.280    u_btn_debouncer/U_debouncer_btnL/count0[18]
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.303     8.583 r  u_btn_debouncer/U_debouncer_btnL/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.583    u_btn_debouncer/U_debouncer_btnL/count[18]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[18]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.031    15.127    u_btn_debouncer/U_debouncer_btnL/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.852ns (54.387%)  route 1.553ns (45.613%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    u_tick_generator/CLK
    SLICE_X29Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_tick_generator/r_tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.774     6.318    u_tick_generator/r_tick_counter[6]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.975 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.092    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.407 r  u_tick_generator/r_tick_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.779     8.186    u_tick_generator/r_tick_counter0_carry__2_n_4
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.307     8.493 r  u_tick_generator/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.493    u_tick_generator/r_tick_counter_0[16]
    SLICE_X32Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    u_tick_generator/CLK
    SLICE_X32Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.042    u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.977ns (59.196%)  route 1.363ns (40.804%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.154    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y39          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.348    u_btn_debouncer/U_debouncer_btnL/count[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.022 r  u_btn_debouncer/U_debouncer_btnL/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    u_btn_debouncer/U_debouncer_btnL/count0_carry_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    u_btn_debouncer/U_debouncer_btnL/count0_carry__0_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    u_btn_debouncer/U_debouncer_btnL/count0_carry__1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.563 r  u_btn_debouncer/U_debouncer_btnL/count0_carry__2/O[3]
                         net (fo=1, routed)           0.625     8.188    u_btn_debouncer/U_debouncer_btnL/count0[16]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.306     8.494 r  u_btn_debouncer/U_debouncer_btnL/count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.494    u_btn_debouncer/U_debouncer_btnL/count[16]_i_1_n_0
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.857    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[16]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    15.126    u_btn_debouncer/U_debouncer_btnL/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.735ns (52.143%)  route 1.592ns (47.857%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    u_tick_generator/CLK
    SLICE_X29Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_tick_generator/r_tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.774     6.318    u_tick_generator/r_tick_counter[6]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.975 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.290 r  u_tick_generator/r_tick_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.818     8.108    u_tick_generator/r_tick_counter0_carry__1_n_4
    SLICE_X29Y46         LUT5 (Prop_lut5_I4_O)        0.307     8.415 r  u_tick_generator/r_tick_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.415    u_tick_generator/r_tick_counter_0[12]
    SLICE_X29Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447    14.788    u_tick_generator/CLK
    SLICE_X29Y46         FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X29Y46         FDCE (Setup_fdce_C_D)        0.029    15.081    u_tick_generator/r_tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.213ns (60.821%)  route 0.137ns (39.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    u_control_tower/CLK
    SLICE_X2Y44          FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=3, routed)           0.137     1.779    u_control_tower/r_prev_btnL
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.049     1.828 r  u_control_tower/r_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_control_tower/r_mode[2]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  u_control_tower/r_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    u_control_tower/CLK
    SLICE_X1Y44          FDCE                                         r  u_control_tower/r_mode_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     1.601    u_control_tower/r_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.820%)  route 0.173ns (48.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/Q
                         net (fo=22, routed)          0.173     1.791    u_btn_debouncer/U_debouncer_btnL/count[14]
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  u_btn_debouncer/U_debouncer_btnL/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_btn_debouncer/U_debouncer_btnL/count[17]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.991    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[17]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.091     1.604    u_btn_debouncer/U_debouncer_btnL/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.368%)  route 0.137ns (39.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    u_control_tower/CLK
    SLICE_X2Y44          FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=3, routed)           0.137     1.779    u_control_tower/r_prev_btnL
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.045     1.824 r  u_control_tower/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    u_control_tower/r_mode[1]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  u_control_tower/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    u_control_tower/CLK
    SLICE_X1Y44          FDCE                                         r  u_control_tower/r_mode_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    u_control_tower/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.904%)  route 0.179ns (49.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_btn_debouncer/U_debouncer_btnL/count_reg[15]/Q
                         net (fo=22, routed)          0.179     1.796    u_btn_debouncer/U_debouncer_btnL/count[15]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  u_btn_debouncer/U_debouncer_btnL/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_btn_debouncer/U_debouncer_btnL/count[19]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.991    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[19]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.092     1.584    u_btn_debouncer/U_debouncer_btnL/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_prev_btnL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.053%)  route 0.200ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X2Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/Q
                         net (fo=6, routed)           0.200     1.841    u_control_tower/w_debounced_btn[0]
    SLICE_X2Y44          FDRE                                         r  u_control_tower/r_prev_btnL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    u_control_tower/CLK
    SLICE_X2Y44          FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.059     1.553    u_control_tower/r_prev_btnL_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.485%)  route 0.189ns (47.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    u_control_tower/CLK
    SLICE_X2Y44          FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=3, routed)           0.189     1.831    u_control_tower/r_prev_btnL
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  u_control_tower/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_control_tower/r_mode[0]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  u_control_tower/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    u_control_tower/CLK
    SLICE_X1Y44          FDCE                                         r  u_control_tower/r_mode_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.091     1.585    u_control_tower/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.571%)  route 0.241ns (56.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_btn_debouncer/U_debouncer_btnL/count_reg[15]/Q
                         net (fo=22, routed)          0.241     1.857    u_btn_debouncer/U_debouncer_btnL/count[15]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  u_btn_debouncer/U_debouncer_btnL/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.902    u_btn_debouncer/U_debouncer_btnL/count[14]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.091     1.605    u_btn_debouncer/U_debouncer_btnL/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.765%)  route 0.249ns (57.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/Q
                         net (fo=22, routed)          0.249     1.867    u_btn_debouncer/U_debouncer_btnL/count[14]
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  u_btn_debouncer/U_debouncer_btnL/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_btn_debouncer/U_debouncer_btnL/count[18]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.991    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[18]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.092     1.605    u_btn_debouncer/U_debouncer_btnL/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.765%)  route 0.249ns (57.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/Q
                         net (fo=22, routed)          0.249     1.867    u_btn_debouncer/U_debouncer_btnL/count[14]
    SLICE_X5Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  u_btn_debouncer/U_debouncer_btnL/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_btn_debouncer/U_debouncer_btnL/count[9]_i_1_n_0
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[9]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     1.604    u_btn_debouncer/U_debouncer_btnL/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.302%)  route 0.254ns (57.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X3Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  u_btn_debouncer/U_debouncer_btnL/count_reg[14]/Q
                         net (fo=22, routed)          0.254     1.872    u_btn_debouncer/U_debouncer_btnL/count[14]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.917 r  u_btn_debouncer/U_debouncer_btnL/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.917    u_btn_debouncer/U_debouncer_btnL/count[12]_i_1_n_0
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X5Y41          FDCE (Hold_fdce_C_D)         0.092     1.604    u_btn_debouncer/U_debouncer_btnL/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    u_btn_debouncer/U_debouncer_btnL/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    u_btn_debouncer/U_debouncer_btnL/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    u_btn_debouncer/U_debouncer_btnL/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    u_btn_debouncer/U_debouncer_btnL/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    u_btn_debouncer/U_debouncer_btnL/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    u_btn_debouncer/U_debouncer_btnL/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    u_btn_debouncer/U_debouncer_btnL/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    u_btn_debouncer/U_debouncer_btnL/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C



