Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 00:21:18 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.731        0.000                      0                 1115        0.118        0.000                      0                 1115       48.750        0.000                       0                   381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              60.731        0.000                      0                 1115        0.118        0.000                      0                 1115       48.750        0.000                       0                   381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       60.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.731ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.224ns  (logic 8.669ns (22.101%)  route 30.555ns (77.899%))
  Logic Levels:           36  (LUT2=1 LUT4=13 LUT5=4 LUT6=18)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.681    37.906    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.358    38.264 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           1.118    39.382    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.376    39.758 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.622    40.380    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.327    40.707 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_13/O
                         net (fo=2, routed)           0.868    41.575    game_data_path/game_regfile/game_alu/multiplier/p_115_in
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.354    41.929 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_19/O
                         net (fo=1, routed)           0.469    42.398    game_data_path/game_regfile/game_alu/multiplier/p_82_in
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.328    42.726 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_9/O
                         net (fo=1, routed)           0.412    43.139    game_data_path/game_regfile/D_check_boundary_q[31]_i_9_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124    43.263 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_5/O
                         net (fo=1, routed)           0.495    43.758    game_data_path/game_cu/p_1_in
    SLICE_X58Y60         LUT6 (Prop_lut6_I3_O)        0.124    43.882 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=2, routed)           0.474    44.355    game_data_path/game_regfile/D[31]
    SLICE_X60Y61         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.505   104.909    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.045   105.087    game_data_path/game_regfile/D_bullet_active_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -44.355    
  -------------------------------------------------------------------
                         slack                                 60.731    

Slack (MET) :             60.828ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.091ns  (logic 8.669ns (22.176%)  route 30.422ns (77.824%))
  Logic Levels:           36  (LUT2=1 LUT4=13 LUT5=4 LUT6=18)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.681    37.906    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.358    38.264 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           1.118    39.382    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.376    39.758 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.622    40.380    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.327    40.707 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_13/O
                         net (fo=2, routed)           0.868    41.575    game_data_path/game_regfile/game_alu/multiplier/p_115_in
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.354    41.929 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_19/O
                         net (fo=1, routed)           0.469    42.398    game_data_path/game_regfile/game_alu/multiplier/p_82_in
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.328    42.726 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_9/O
                         net (fo=1, routed)           0.412    43.139    game_data_path/game_regfile/D_check_boundary_q[31]_i_9_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124    43.263 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_5/O
                         net (fo=1, routed)           0.495    43.758    game_data_path/game_cu/p_1_in
    SLICE_X58Y60         LUT6 (Prop_lut6_I3_O)        0.124    43.882 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=2, routed)           0.341    44.222    game_data_path/game_regfile/D[31]
    SLICE_X59Y61         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.505   104.909    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)       -0.081   105.051    game_data_path/game_regfile/D_check_boundary_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -44.222    
  -------------------------------------------------------------------
                         slack                                 60.828    

Slack (MET) :             61.946ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.988ns  (logic 8.116ns (21.365%)  route 29.872ns (78.635%))
  Logic Levels:           35  (LUT2=1 LUT4=11 LUT5=4 LUT6=19)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.681    37.906    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.358    38.264 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           1.118    39.382    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.376    39.758 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.597    40.355    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.332    40.687 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_7/O
                         net (fo=4, routed)           0.629    41.316    game_data_path/game_regfile/p_48_in
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    41.440 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_12/O
                         net (fo=2, routed)           0.682    42.122    game_data_path/game_cu/D_check_boundary_q_reg[30]_1
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    42.246 r  game_data_path/game_cu/D_check_boundary_q[30]_i_4/O
                         net (fo=2, routed)           0.407    42.653    game_data_path/game_cu/D_check_boundary_q[30]_i_4_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124    42.777 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=2, routed)           0.342    43.119    game_data_path/game_regfile/D[30]
    SLICE_X59Y61         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.505   104.909    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)       -0.067   105.065    game_data_path/game_regfile/D_check_boundary_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.065    
                         arrival time                         -43.119    
  -------------------------------------------------------------------
                         slack                                 61.946    

Slack (MET) :             61.977ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.992ns  (logic 8.116ns (21.362%)  route 29.876ns (78.638%))
  Logic Levels:           35  (LUT2=1 LUT4=11 LUT5=4 LUT6=19)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.681    37.906    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.358    38.264 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           1.118    39.382    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.376    39.758 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.597    40.355    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.332    40.687 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_7/O
                         net (fo=4, routed)           0.629    41.316    game_data_path/game_regfile/p_48_in
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    41.440 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_12/O
                         net (fo=2, routed)           0.682    42.122    game_data_path/game_cu/D_check_boundary_q_reg[30]_1
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    42.246 r  game_data_path/game_cu/D_check_boundary_q[30]_i_4/O
                         net (fo=2, routed)           0.407    42.653    game_data_path/game_cu/D_check_boundary_q[30]_i_4_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124    42.777 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=2, routed)           0.346    43.123    game_data_path/game_regfile/D[30]
    SLICE_X60Y61         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.505   104.909    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.031   105.101    game_data_path/game_regfile/D_bullet_active_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -43.123    
  -------------------------------------------------------------------
                         slack                                 61.977    

Slack (MET) :             62.963ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.958ns  (logic 7.992ns (21.625%)  route 28.966ns (78.375%))
  Logic Levels:           34  (LUT2=1 LUT4=11 LUT5=4 LUT6=18)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.681    37.906    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.358    38.264 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           1.118    39.382    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.376    39.758 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.597    40.355    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.332    40.687 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_7/O
                         net (fo=4, routed)           0.336    41.024    game_data_path/game_cu/p_48_in
    SLICE_X60Y61         LUT6 (Prop_lut6_I2_O)        0.124    41.148 r  game_data_path/game_cu/D_check_boundary_q[29]_i_4/O
                         net (fo=1, routed)           0.282    41.430    game_data_path/game_cu/D_check_boundary_q[29]_i_4_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I4_O)        0.124    41.554 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=2, routed)           0.535    42.089    game_data_path/game_regfile/D[29]
    SLICE_X58Y60         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.506   104.910    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.081   105.052    game_data_path/game_regfile/D_bullet_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -42.089    
  -------------------------------------------------------------------
                         slack                                 62.963    

Slack (MET) :             62.963ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.958ns  (logic 7.992ns (21.625%)  route 28.966ns (78.375%))
  Logic Levels:           34  (LUT2=1 LUT4=11 LUT5=4 LUT6=18)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.681    37.906    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.358    38.264 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           1.118    39.382    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.376    39.758 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.597    40.355    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.332    40.687 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_7/O
                         net (fo=4, routed)           0.336    41.024    game_data_path/game_cu/p_48_in
    SLICE_X60Y61         LUT6 (Prop_lut6_I2_O)        0.124    41.148 r  game_data_path/game_cu/D_check_boundary_q[29]_i_4/O
                         net (fo=1, routed)           0.282    41.430    game_data_path/game_cu/D_check_boundary_q[29]_i_4_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I4_O)        0.124    41.554 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=2, routed)           0.535    42.089    game_data_path/game_regfile/D[29]
    SLICE_X59Y60         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.506   104.910    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.081   105.052    game_data_path/game_regfile/D_check_boundary_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -42.089    
  -------------------------------------------------------------------
                         slack                                 62.963    

Slack (MET) :             64.549ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        35.370ns  (logic 7.382ns (20.871%)  route 27.988ns (79.129%))
  Logic Levels:           33  (LUT2=1 LUT4=9 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.505    37.731    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.332    38.063 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.599    38.662    game_data_path/game_cu/p_105_in
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.124    38.786 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.975    39.761    game_data_path/game_cu/p_86_in
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124    39.885 r  game_data_path/game_cu/D_check_boundary_q[28]_i_4/O
                         net (fo=1, routed)           0.151    40.036    game_data_path/game_cu/D_check_boundary_q[28]_i_4_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.124    40.160 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=2, routed)           0.341    40.501    game_data_path/game_regfile/D[28]
    SLICE_X61Y62         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.504   104.908    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.081   105.050    game_data_path/game_regfile/D_bullet_active_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -40.501    
  -------------------------------------------------------------------
                         slack                                 64.549    

Slack (MET) :             64.585ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        35.370ns  (logic 7.382ns (20.871%)  route 27.988ns (79.129%))
  Logic Levels:           33  (LUT2=1 LUT4=9 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.505    37.731    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.332    38.063 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.599    38.662    game_data_path/game_cu/p_105_in
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.124    38.786 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.975    39.761    game_data_path/game_cu/p_86_in
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124    39.885 r  game_data_path/game_cu/D_check_boundary_q[28]_i_4/O
                         net (fo=1, routed)           0.151    40.036    game_data_path/game_cu/D_check_boundary_q[28]_i_4_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.124    40.160 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=2, routed)           0.341    40.501    game_data_path/game_regfile/D[28]
    SLICE_X60Y62         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.504   104.908    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.045   105.086    game_data_path/game_regfile/D_check_boundary_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.086    
                         arrival time                         -40.501    
  -------------------------------------------------------------------
                         slack                                 64.585    

Slack (MET) :             64.951ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        35.018ns  (logic 7.258ns (20.727%)  route 27.760ns (79.273%))
  Logic Levels:           32  (LUT2=1 LUT4=9 LUT5=4 LUT6=18)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.505    37.731    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.332    38.063 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.700    38.763    game_data_path/game_cu/p_105_in
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.124    38.887 r  game_data_path/game_cu/D_check_boundary_q[27]_i_4/O
                         net (fo=1, routed)           0.570    39.457    game_data_path/game_cu/game_alu/multiplier/p_52_in
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124    39.581 r  game_data_path/game_cu/D_check_boundary_q[27]_i_1/O
                         net (fo=2, routed)           0.568    40.149    game_data_path/game_regfile/D[27]
    SLICE_X60Y62         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.504   104.908    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[27]/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.031   105.100    game_data_path/game_regfile/D_check_boundary_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -40.149    
  -------------------------------------------------------------------
                         slack                                 64.951    

Slack (MET) :             65.104ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.829ns  (logic 7.258ns (20.839%)  route 27.571ns (79.161%))
  Logic Levels:           32  (LUT2=1 LUT4=9 LUT5=4 LUT6=18)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.547     5.131    btn_cond_right/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  btn_cond_right/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  btn_cond_right/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.137     6.724    btn_cond_right/D_ctr_q_reg[9]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  btn_cond_right/D_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.463     7.311    btn_cond_right/D_ctr_q[0]_i_4__0_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=21, routed)          0.848     8.283    game_data_path/game_cu/D_game_fsm_q_reg[4]_2
    SLICE_X55Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  game_data_path/game_cu/D_game_fsm_q[2]_i_10/O
                         net (fo=33, routed)          0.788     9.195    game_data_path/game_regfile/D_player_x_pos_q[3]_i_3
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.150     9.345 r  game_data_path/game_regfile/D_game_fsm_q[2]_i_4/O
                         net (fo=7, routed)           0.803    10.147    game_data_path/game_cu/D_game_fsm_q_reg[2]_4
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.348    10.495 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_5/O
                         net (fo=84, routed)          2.421    12.917    game_data_path/game_cu/D_player_x_pos_q_reg[1]
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.150    13.067 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=3, routed)           0.977    14.044    game_data_path/game_cu/D_player_x_pos_q_reg[1]_0[0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.354    14.398 r  game_data_path/game_cu/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.833    15.231    game_data_path/game_cu/p_2112_in
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.332    15.563 r  game_data_path/game_cu/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.954    16.517    game_data_path/game_cu/game_alu/multiplier/p_1969_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.641 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=6, routed)           0.996    17.637    game_data_path/game_cu/p_1967_in
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  game_data_path/game_cu/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.847    18.608    game_data_path/game_cu/p_1829_in
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=6, routed)           0.630    19.363    game_data_path/game_cu/p_1696_in
    SLICE_X61Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.487 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=6, routed)           0.677    20.163    game_data_path/game_regfile/p_1568_in
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.287 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_15/O
                         net (fo=4, routed)           0.839    21.127    game_data_path/game_regfile/p_1397_in
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.150    21.277 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_9/O
                         net (fo=2, routed)           0.763    22.039    game_data_path/game_regfile/game_alu/multiplier/p_1443_in
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.326    22.365 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_7/O
                         net (fo=4, routed)           0.858    23.223    game_data_path/game_regfile/p_1170_in
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.152    23.375 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_9/O
                         net (fo=2, routed)           0.467    23.843    game_data_path/game_regfile/game_alu/multiplier/p_1212_in
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.326    24.169 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.635    24.804    game_data_path/game_cu/p_963_in
    SLICE_X65Y71         LUT6 (Prop_lut6_I2_O)        0.124    24.928 r  game_data_path/game_cu/D_check_boundary_q[15]_i_10/O
                         net (fo=6, routed)           0.801    25.728    game_data_path/game_cu/p_905_in
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.640    26.492    game_data_path/game_regfile/p_812_in
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150    26.642 r  game_data_path/game_regfile/D_check_boundary_q[18]_i_10/O
                         net (fo=2, routed)           0.833    27.475    game_data_path/game_regfile/game_alu/multiplier/p_810_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.356    27.831 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_16/O
                         net (fo=2, routed)           0.418    28.248    game_data_path/game_regfile/game_alu/multiplier/p_808_in
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.348    28.596 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=6, routed)           0.836    29.432    game_data_path/game_cu/p_533_in
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.124    29.556 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.825    30.381    game_data_path/game_cu/p_490_in
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.505 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           1.037    31.543    game_data_path/game_regfile/p_422_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.148    31.691 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_9/O
                         net (fo=2, routed)           1.005    32.696    game_data_path/game_regfile/game_alu/multiplier/p_420_in
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.354    33.050 r  game_data_path/game_regfile/D_check_boundary_q[24]_i_14/O
                         net (fo=2, routed)           0.865    33.915    game_data_path/game_regfile/game_alu/multiplier/p_418_in
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.376    34.291 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_11/O
                         net (fo=2, routed)           1.125    35.415    game_data_path/game_regfile/game_alu/multiplier/p_355_in
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.354    35.769 r  game_data_path/game_regfile/D_check_boundary_q[26]_i_14/O
                         net (fo=2, routed)           1.096    36.866    game_data_path/game_regfile/game_alu/multiplier/p_297_in
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.360    37.226 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_12/O
                         net (fo=2, routed)           0.505    37.731    game_data_path/game_regfile/game_alu/multiplier/p_244_in
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.332    38.063 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.700    38.763    game_data_path/game_cu/p_105_in
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.124    38.887 r  game_data_path/game_cu/D_check_boundary_q[27]_i_4/O
                         net (fo=1, routed)           0.570    39.457    game_data_path/game_cu/game_alu/multiplier/p_52_in
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124    39.581 r  game_data_path/game_cu/D_check_boundary_q[27]_i_1/O
                         net (fo=2, routed)           0.379    39.960    game_data_path/game_regfile/D[27]
    SLICE_X61Y62         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.504   104.908    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[27]/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.067   105.064    game_data_path/game_regfile/D_bullet_active_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.064    
                         arrival time                         -39.960    
  -------------------------------------------------------------------
                         slack                                 65.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (67.962%)  route 0.066ns (32.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/Q
                         net (fo=2, routed)           0.066     1.711    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[3]
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.829     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.076     1.593    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.779%)  route 0.110ns (37.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/Q
                         net (fo=2, routed)           0.110     1.756    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_1[1]
    SLICE_X50Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[5]_i_1_n_0
    SLICE_X50Y62         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.830     2.020    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.121     1.641    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.386%)  route 0.133ns (48.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/Q
                         net (fo=2, routed)           0.133     1.778    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[0]
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.829     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.075     1.615    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[11]/Q
                         net (fo=1, routed)           0.115     1.779    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[3]
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.822     2.012    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[7]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.072     1.605    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.209ns (67.600%)  route 0.100ns (32.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game_data_path/game_regfile/D_bullet_x_q_reg[2]/Q
                         net (fo=1, routed)           0.100     1.769    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]_0[2]
    SLICE_X50Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[2]_i_1_n_0
    SLICE_X50Y62         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.830     2.020    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.120     1.640    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[17]/Q
                         net (fo=1, routed)           0.116     1.779    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[5]
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.822     2.012    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.070     1.603    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/Q
                         net (fo=1, routed)           0.116     1.779    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[1]
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.822     2.012    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.070     1.603    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.695%)  route 0.127ns (47.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/Q
                         net (fo=2, routed)           0.127     1.771    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[1]
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.829     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.076     1.593    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[18]/Q
                         net (fo=1, routed)           0.116     1.779    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[6]
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.822     2.012    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.066     1.599    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[6]/Q
                         net (fo=2, routed)           0.128     1.773    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[6]
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.829     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.064     1.581    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y73   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y75   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y75   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y76   btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y76   btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y73   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y73   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y73   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y74   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y66   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 4.360ns (44.320%)  route 5.478ns (55.680%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.553     5.137    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[1]/Q
                         net (fo=65, routed)          1.167     6.760    game_data_path/ram_mode/ram/ram/read_data_reg[2]_0[1]
    SLICE_X51Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.884 r  game_data_path/ram_mode/ram/ram/D_enemy_A_writer_pointer_q[7]_i_2/O
                         net (fo=12, routed)          1.197     8.081    game_data_path/ram_mode/driver/data_OBUF_inst_i_1_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.416     8.621    game_data_path/ram_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.698    11.443    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    14.975 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    14.975    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 4.066ns (60.330%)  route 2.674ns (39.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[21]/Q
                         net (fo=1, routed)           2.674     8.397    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    11.945 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    11.945    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 4.006ns (59.806%)  route 2.693ns (40.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.619     5.203    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[20]/Q
                         net (fo=1, routed)           2.693     8.352    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    11.902 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    11.902    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.021ns (60.033%)  route 2.677ns (39.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.612     5.196    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[14]/Q
                         net (fo=1, routed)           2.677     8.391    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.894 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    11.894    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[16]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 4.002ns (60.263%)  route 2.639ns (39.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.612     5.196    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[16]_lopt_replica/Q
                         net (fo=1, routed)           2.639     8.291    lopt
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.836 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    11.836    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 4.069ns (62.191%)  route 2.474ns (37.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.608     5.192    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           2.474     8.184    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.734 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.734    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[17]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 4.002ns (61.683%)  route 2.486ns (38.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.612     5.196    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[17]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[17]_lopt_replica/Q
                         net (fo=1, routed)           2.486     8.138    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         3.546    11.684 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    11.684    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 4.005ns (63.108%)  route 2.341ns (36.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.609     5.193    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           2.341     7.990    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         3.549    11.540 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.540    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 4.019ns (63.941%)  route 2.266ns (36.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.619     5.203    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.721 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[15]/Q
                         net (fo=1, routed)           2.266     7.987    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    11.488 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    11.488    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.148ns  (logic 4.062ns (66.074%)  route 2.086ns (33.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.613     5.197    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.086     7.801    lopt_8
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.345 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    11.345    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.368ns (80.769%)  route 0.326ns (19.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.588     1.532    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.998    lopt_10
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.225 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.225    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.363ns (78.347%)  route 0.377ns (21.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.377     2.051    lopt_11
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.273 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.273    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.389ns (78.455%)  route 0.382ns (21.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.382     2.050    lopt_4
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.298 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.298    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.391ns (78.586%)  route 0.379ns (21.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.586     1.530    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.379     2.050    lopt_5
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.300 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.300    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.371ns (75.940%)  route 0.434ns (24.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[6]/Q
                         net (fo=1, routed)           0.434     2.108    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.338 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.338    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.376ns (76.049%)  route 0.433ns (23.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[4]/Q
                         net (fo=1, routed)           0.433     2.107    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.342 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.342    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.364ns (74.751%)  route 0.461ns (25.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.461     2.135    lopt_12
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.358 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.358    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.406ns (76.540%)  route 0.431ns (23.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[22]/Q
                         net (fo=1, routed)           0.431     2.128    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.369 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.369    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.406ns (76.309%)  route 0.437ns (23.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[23]/Q
                         net (fo=1, routed)           0.437     2.133    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.376 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.376    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.395ns (74.349%)  route 0.481ns (25.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.583     1.527    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[13]/Q
                         net (fo=1, routed)           0.481     2.149    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.403 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.403    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 1.634ns (21.770%)  route 5.871ns (78.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.484     7.505    reset_cond/M_reset_cond_in
    SLICE_X60Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 1.634ns (21.770%)  route 5.871ns (78.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.484     7.505    reset_cond/M_reset_cond_in
    SLICE_X60Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 1.634ns (21.770%)  route 5.871ns (78.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.484     7.505    reset_cond/M_reset_cond_in
    SLICE_X60Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.046ns  (logic 1.634ns (23.190%)  route 5.412ns (76.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.025     7.046    reset_cond/M_reset_cond_in
    SLICE_X57Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.438     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.326ns  (logic 1.529ns (28.708%)  route 3.797ns (71.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.797     5.326    btn_cond_right/sync/D[0]
    SLICE_X57Y73         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.428     4.832    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.501ns (44.834%)  route 1.847ns (55.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.847     3.347    btn_cond_start_btn/sync/D[0]
    SLICE_X54Y77         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.428     4.832    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.502ns (45.421%)  route 1.805ns (54.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.805     3.307    btn_cond_left/sync/D[0]
    SLICE_X55Y77         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.428     4.832    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.489ns (48.493%)  route 1.581ns (51.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.581     3.070    btn_cond_redshoot/sync/D[0]
    SLICE_X54Y77         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.428     4.832    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.816ns  (logic 1.492ns (52.980%)  route 1.324ns (47.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.324     2.816    btn_cond_greenshoot/sync/D[0]
    SLICE_X59Y77         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.494     4.898    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.260ns (33.013%)  route 0.527ns (66.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.527     0.787    btn_cond_greenshoot/sync/D[0]
    SLICE_X59Y77         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.849     2.038    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.257ns (27.014%)  route 0.693ns (72.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.693     0.950    btn_cond_redshoot/sync/D[0]
    SLICE_X54Y77         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.821     2.011    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.270ns (25.835%)  route 0.774ns (74.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.774     1.043    btn_cond_left/sync/D[0]
    SLICE_X55Y77         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.821     2.011    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.268ns (25.321%)  route 0.792ns (74.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.792     1.060    btn_cond_start_btn/sync/D[0]
    SLICE_X54Y77         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.821     2.011    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.296ns (14.448%)  route 1.755ns (85.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.755     2.052    btn_cond_right/sync/D[0]
    SLICE_X57Y73         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.819     2.009    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.813ns  (logic 0.322ns (11.460%)  route 2.491ns (88.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.445     2.813    reset_cond/M_reset_cond_in
    SLICE_X57Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.039ns  (logic 0.322ns (10.610%)  route 2.716ns (89.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     3.039    reset_cond/M_reset_cond_in
    SLICE_X60Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.039ns  (logic 0.322ns (10.610%)  route 2.716ns (89.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     3.039    reset_cond/M_reset_cond_in
    SLICE_X60Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.039ns  (logic 0.322ns (10.610%)  route 2.716ns (89.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     3.039    reset_cond/M_reset_cond_in
    SLICE_X60Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





