// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16add_fast (
        ap_ready,
        a_bits,
        ap_return
);


output   ap_ready;
input  [15:0] a_bits;
output  [15:0] ap_return;

wire   [7:0] ea_fu_34_p4;
wire   [6:0] trunc_ln_fu_50_p4;
wire   [6:0] ma_fu_30_p1;
wire   [0:0] tmp_fu_66_p3;
wire   [6:0] or_ln144_fu_60_p2;
wire   [7:0] or_ln_fu_74_p3;
wire   [0:0] icmp_ln144_fu_82_p2;
wire   [0:0] icmp_ln134_fu_44_p2;
wire   [15:0] select_ln142_fu_88_p3;
wire    ap_ce_reg;

assign ap_ready = 1'b1;

assign ea_fu_34_p4 = {{a_bits[14:7]}};

assign icmp_ln144_fu_82_p2 = ((or_ln_fu_74_p3 == 8'd0) ? 1'b1 : 1'b0);

assign ma_fu_30_p1 = a_bits[6:0];

assign or_ln144_fu_60_p2 = (trunc_ln_fu_50_p4 | ma_fu_30_p1);

assign or_ln_fu_74_p3 = {{tmp_fu_66_p3}, {or_ln144_fu_60_p2}};

assign select_ln142_fu_88_p3 = ((icmp_ln144_fu_82_p2[0:0] == 1'b1) ? 16'd0 : a_bits);

assign tmp_fu_66_p3 = a_bits[32'd14];

assign trunc_ln_fu_50_p4 = {{a_bits[13:7]}};

assign ap_return = ((icmp_ln134_fu_44_p2[0:0] == 1'b1) ? a_bits : select_ln142_fu_88_p3);

assign icmp_ln134_fu_44_p2 = ((ea_fu_34_p4 == 8'd255) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_bf16add_fast
