<!doctype html>
<html lang="en-US" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.6.1">
<title data-rh="true">Hardware Connection | CamThink</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://zhenglingpeng.github.io/wiki-test/img/Camthink-logo.png"><meta data-rh="true" name="twitter:image" content="https://zhenglingpeng.github.io/wiki-test/img/Camthink-logo.png"><meta data-rh="true" property="og:url" content="https://zhenglingpeng.github.io/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection"><meta data-rh="true" property="og:locale" content="en_US"><meta data-rh="true" property="og:locale:alternate" content="zh_Hans"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Hardware Connection | CamThink"><meta data-rh="true" name="description" content="Brief"><meta data-rh="true" property="og:description" content="Brief"><link data-rh="true" rel="icon" href="/wiki-test/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://zhenglingpeng.github.io/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection"><link data-rh="true" rel="alternate" href="https://zhenglingpeng.github.io/wiki-test/zh-Hans/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://zhenglingpeng.github.io/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection" hreflang="en-US"><link data-rh="true" rel="alternate" href="https://zhenglingpeng.github.io/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection" hreflang="x-default"><link rel="stylesheet" href="/wiki-test/assets/css/styles.1d2ac94f.css">
<script src="/wiki-test/assets/js/runtime~main.6899d230.js" defer="defer"></script>
<script src="/wiki-test/assets/js/main.953fb0f9.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();null!==e?t(e):window.matchMedia("(prefers-color-scheme: dark)").matches?t("dark"):(window.matchMedia("(prefers-color-scheme: light)").matches,t("light"))}(),function(){try{const c=new URLSearchParams(window.location.search).entries();for(var[t,e]of c)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/wiki-test/docs"><div class="navbar__logo"><img src="/wiki-test/img/logo.svg" alt="CamThink" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/wiki-test/img/logo_dark.svg" alt="CamThink" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate"></b></a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/camthink-ai" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="navbar__item dropdown dropdown--hoverable dropdown--right"><a href="#" aria-haspopup="true" aria-expanded="false" role="button" class="navbar__link"><svg viewBox="0 0 24 24" width="20" height="20" aria-hidden="true" class="iconLanguage_nlXk"><path fill="currentColor" d="M12.87 15.07l-2.54-2.51.03-.03c1.74-1.94 2.98-4.17 3.71-6.53H17V4h-7V2H8v2H1v1.99h11.17C11.5 7.92 10.44 9.75 9 11.35 8.07 10.32 7.3 9.19 6.69 8h-2c.73 1.63 1.73 3.17 2.98 4.56l-5.09 5.02L4 19l5-5 3.11 3.11.76-2.04zM18.5 10h-2L12 22h2l1.12-3h4.75L21 22h2l-4.5-12zm-2.62 7l1.62-4.33L19.12 17h-3.24z"></path></svg>English</a><ul class="dropdown__menu"><li><a href="/wiki-test/zh-Hans/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection" target="_self" rel="noopener noreferrer" class="dropdown__link" lang="zh-Hans">中文</a></li><li><a href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection" target="_self" rel="noopener noreferrer" class="dropdown__link dropdown__link--active" lang="en-US">English</a></li></ul></div><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite" aria-pressed="false"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"><div class="navbar__search searchBarContainer_NW3z" dir="ltr"><input placeholder="Search" aria-label="Search" class="navbar__search-input searchInput_YFbd"><div class="loadingRing_RJI3 searchBarLoadingRing_YnHq"><div></div><div></div><div></div><div></div></div></div></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/wiki-test/docs/">Welcome</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/wiki-test/docs/NeoEdge NG4500 Series/Overview">NeoEdge NG4500 Series</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/Overview">Product Information</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/Quick Start">Quick Start</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Dev Guide">NG4500-CB01 Development Board</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Dev Guide">Dev Guide</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Components Overview">Hardware Guide</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Components Overview">Components Overview</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Hardware Connection">Hardware Connection</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Software Guide/System Flashing and Initialization">Software Guide</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" tabindex="0" href="/wiki-test/docs/NeoEdge NG4500 Series/Application Guide/Deepseek-r1">Application Guide</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/wiki-test/docs/NeoEyes NE101 Series/Overview">NeoEyes NE101 Series</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/wiki-test/docs/Hardware Dev Resources/SSD">Hardware Dev Resources</a></div></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><span class="breadcrumbs__link">NeoEdge NG4500 Series</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">NG4500-CB01 Development Board</span><meta itemprop="position" content="2"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">Hardware Guide</span><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Hardware Connection</span><meta itemprop="position" content="4"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>Hardware Connection</h1></header><h2 class="anchor anchorWithStickyNavbar_LWe7" id="brief"><strong>Brief</strong><a href="#brief" class="hash-link" aria-label="Direct link to brief" title="Direct link to brief">​</a></h2>
<p>More information,please reference official documents.<a href="https://docs.nvidia.com/jetson/archives/r35.2.1/DeveloperGuide/index.html" target="_blank" rel="noopener noreferrer">DeveloperGuide</a>
Orin Nano/NX Core Modules (Orin Nano 4G/8G,Orin NX 8G/16G)fit to carrier board, with 260 pins SO-DIMM connector.</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="pcba-interfaces"><strong>PCBA Interfaces</strong><a href="#pcba-interfaces" class="hash-link" aria-label="Direct link to pcba-interfaces" title="Direct link to pcba-interfaces">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="top-side-interfaces">Top side Interfaces<a href="#top-side-interfaces" class="hash-link" aria-label="Direct link to Top side Interfaces" title="Direct link to Top side Interfaces">​</a></h3>
<ul>
<li>DC input from 12 to 36V</li>
<li>100M/1000M LAN *2</li>
<li>USB Type-A *4  support USB3.1</li>
<li>HDMI  (Support: Orin Nano=HDMI 1.4, Orin NX=HDMI 2.1)</li>
<li>USB Type-C support USB3.2</li>
<li>SO-DIMM SOCKET 260 pins for Orin Nano/Nx Modules</li>
<li>PWM FAN Connector</li>
<li>MCU Program port</li>
<li>3.5 Phone Jack for Audio Input and Output</li>
<li>Terminals for RS485, RS232, CAN, 5V Power Output</li>
<li>Terminals for DI *4 and DO *4
<img decoding="async" loading="lazy" alt="NG45XX_Top_IO_Marker" src="/wiki-test/assets/images/NG45XX_Top_IO_Marker-effacd8dede8d35b8bd72bdac9df2216.png" width="1920" height="1200" class="img_ev3q"></li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="bottom-side-interfaces">Bottom side Interfaces<a href="#bottom-side-interfaces" class="hash-link" aria-label="Direct link to Bottom side Interfaces" title="Direct link to Bottom side Interfaces">​</a></h3>
<ul>
<li>M.2 Key M 2280 for storage, support PCIe *4</li>
<li>M.2 Key M 2280 for storage, support PCIe *1</li>
<li>M.2 Key B 3042/3052 for Cellular,support  4G/5G Module</li>
<li>M.2 Key E 2230 for WiFi&amp;BT</li>
<li>Camera Input Connector Port1, support 4 Lanes MIPI</li>
<li>Camera Input Connector Port2, support 4 Lanes MIPI</li>
<li>I/O Expansion Port, up to 11 GPIOs and 3.3 output</li>
<li>UART Port for debug</li>
<li>SIM slot</li>
<li>Audio Line Output</li>
<li>Audio Line Input Port1</li>
<li>Audio Line Input Port2</li>
<li>Audio Speaker Output L Channel</li>
<li>Audio Speakper Output R Channel</li>
<li>Shift switch for power mode selection</li>
<li>Force Recovery Switch</li>
<li>Backup Battery Holder</li>
<li>Power Button Connector</li>
<li>Reset Button Connector</li>
<li>Power Mode Selection Switch
<img decoding="async" loading="lazy" alt="NG45XX_Bot_IO_Marker" src="/wiki-test/assets/images/NG45XX_Bot_IO_Marker-27d156dcde539a1c5340ee5ad9bab8a2.png" width="1920" height="1200" class="img_ev3q"></li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="quick-connection-guide">Quick connection guide<a href="#quick-connection-guide" class="hash-link" aria-label="Direct link to Quick connection guide" title="Direct link to Quick connection guide">  ​</a></h3>
<div style="display:grid;grid-template-columns:1fr;gap:20px;justify-content:center;align-items:center"><img src="/wiki-test/img/Hardware_Guide/Edge_AI_Box/HardwareConnection/NG45XX_PCBA_Top_View.jpg" alt="NG45XX_PCBA_Top_View" style="height:400px;object-fit:contain;margin:0 auto"></div>
<ol>
<li>Verify all required components in the development kit are complete, including the core module, carrier board, fan, and other peripheral accessories.</li>
<li>Assemble the fan onto the Orin Nano/NX module:<!-- -->
<ul>
<li>Before assembly, confirm thermal grease is applied between the fan and SoC</li>
<li>Align the fan heatsink with the module, noting the component clearance slots</li>
<li>Ensure correct orientation of fan bracket and avoid damaging components during tightening</li>
<li>Confirm the fan is securely locked with bracket and all four screws are tightened</li>
</ul>
</li>
<li>Insert the fan-equipped Orin Nano/NX module into the 260-pin SO-DIMM socket. After securing the latch, fasten the module to the carrier board using two screws. Finally, connect the fan cable to the PWM FAN connector.</li>
<li>Install four support standoffs in the mounting holes to elevate the DemoKit. Alternatively, protect the DemoKit using the enclosure kit.</li>
<li>Flip the carrier board and assemble components on the bottom side:<!-- -->
<ul>
<li>Mount RTC Battery CR1220 into BT1 holder (Optional)</li>
<li>Install SSD in J11 (x4 Lane) or J13 (x1 Lane) M.2 Key M 2280 slot. Recommend system disk in J11, storage expansion in J13 (Optional)</li>
<li>Install WiFi/BT module in J19 M.2 Key E 2230 slot (Optional)</li>
<li>Mount 4G/5G module in J15 M.2 Key B 2242/2252 slot, and insert SIM card into J18 slot (Optional)</li>
<li>Connect Raspberry Pi camera or compatible module to J9/J10 CSI interface (Optional)</li>
<li>For external buttons: Connect power button to J31 wafer connector, reset button to J32 wafer connector</li>
<li>For audio functions: Connect external audio source to J25/J24 Line IN, J38 Line OUT to audio devices, J34/J26 Speaker OUT to external speakers, or use J27 3.5mm audio jack</li>
<li>For additional modules/alarms: Use onboard terminals (RS485, RS232, CAN, DI, DO, 5V power)</li>
<li>For peripheral expansion: Use J37 FFC connector for GPIO, SPI, I2C, and 3.3V power</li>
<li>Connect debug serial tool to J33 UART2 interface</li>
</ul>
</li>
<li>Connect HDMI interface to external display</li>
<li>Connect wired mouse and keyboard to any two USB Type-A ports</li>
<li>Insert Ethernet cable into any LAN port</li>
<li>Connect USB Type-C interface to debug computer</li>
<li>After verifying all steps, connect power adapter to DC-JACK to begin development and debugging</li>
</ol>
<p><strong>Software burning and operation reference</strong>：<a href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Software Guide/System Flashing and Initialization">System Flashing</a></p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="interfaces--and-instructions"><strong>Interfaces  and instructions</strong><a href="#interfaces--and-instructions" class="hash-link" aria-label="Direct link to interfaces--and-instructions" title="Direct link to interfaces--and-instructions">​</a></h2>
<p>There are related interafces detailed decription,which are using on the Board and product. More information please refer &quot;Jetson Orin NX Series and Jetson Orin Nano Series Pinmux&quot;.</p>
<p><strong>NVMe</strong> Protocol: Non-Volatile Memory Express, a high-performance, high-concurrency storage protocol designed specifically for SSDs.</p>
<p><strong>PCIe</strong>: （Peripheral Component Interconnect Express）is a standard interface for high-speed serial communication, widely used in various expansion cards and devices inside computers. PCIe transmission uses a pair of differential signal lines for data transmission, and each channel contains two pairs of differential signal lines (one for sending and one for receiving). It supports multi-channel configurations, such as x1, x2, x4, x8, etc., indicating the number of channels used. For example, M.2 Key M Port1 supports x4, and M.2 Key M port2 supports x1.</p>
<table><thead><tr><th style="text-align:left">Feature</th><th>Data Rate</th><th style="text-align:center">Orin Nano</th><th style="text-align:center">Orin NX</th></tr></thead><tbody><tr><td style="text-align:left">PCIe 3.0</td><td>1 GB/s @ Lane</td><td style="text-align:center">Y</td><td style="text-align:center">Y</td></tr><tr><td style="text-align:left">PCIe 4.0</td><td>2GB/s @ Lane</td><td style="text-align:center">X</td><td style="text-align:center">X</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j11-m2-key-m-4-lanes">J11: M.2 Key M (4 Lanes)<a href="#j11-m2-key-m-4-lanes" class="hash-link" aria-label="Direct link to J11: M.2 Key M (4 Lanes)" title="Direct link to J11: M.2 Key M (4 Lanes)">​</a></h3>
<p>This interface supports 4-Lanes PCIe and can be used to connect SSD.</p>
<table><thead><tr><th style="text-align:left">Pin #</th><th>Signal Name</th><th style="text-align:center">Description</th><th style="text-align:center">Direction</th><th style="text-align:center">Pin Type</th></tr></thead><tbody><tr><td style="text-align:left">131</td><td>PCIE0_RX0_N</td><td style="text-align:center">PCIe 0 Receive 0– (PCIe Ctrl #4 Lane 0)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">133</td><td>PCIE0_RX0_P</td><td style="text-align:center">PCIe 0 Receive 0+ (PCIe Ctrl #4 Lane 0)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">137</td><td>PCIE0_RX1_N</td><td style="text-align:center">PCIe 0 Receive 1– (PCIe Ctrl #4 Lane 1)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">139</td><td>PCIE0_RX1_P</td><td style="text-align:center">PCIe 0 Receive 1+ (PCIe Ctrl #4 Lane 1)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">149</td><td>PCIE0_RX2_N</td><td style="text-align:center">PCIe 0 Receive 2– (PCIe Ctrl #4 Lane 2)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">151</td><td>PCIE0_RX2_P</td><td style="text-align:center">PCIe 0 Receive 2+ (PCIe Ctrl #4 Lane 2)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">155</td><td>PCIE0_RX3_N</td><td style="text-align:center">PCIe 0 Receive 3– (PCIe Ctrl #4 Lane 3)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">157</td><td>PCIE0_RX3_P</td><td style="text-align:center">PCIe 0 Receive 3+ (PCIe Ctrl #4 Lane 3)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">134</td><td>PCIE0_TX0_N</td><td style="text-align:center">PCIe 0 Transmit 0– (PCIe Ctrl #4 Lane 0)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">136</td><td>PCIE0_TX0_P</td><td style="text-align:center">PCIe 0 Transmit 0+ (PCIe Ctrl #4 Lane 0)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">140</td><td>PCIE0_TX1_N</td><td style="text-align:center">PCIe 0 Transmit 1– PCIe Ctrl #4 Lane 1)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">142</td><td>PCIE0_TX1_P</td><td style="text-align:center">PCIe 0 Transmit 1+ (PCIe Ctrl #4 Lane 1)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">148</td><td>PCIE0_TX2_N</td><td style="text-align:center">PCIe 0 Transmit 2– (PCIe Ctrl #4 Lane 2)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">150</td><td>PCIE0_TX2_P</td><td style="text-align:center">PCIe 0 Transmit 2+ (PCIe Ctrl #4 Lane 2)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">154</td><td>PCIE0_TX3_N</td><td style="text-align:center">PCIe 0 Transmit 3– (PCIe Ctrl #4 Lane 3)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">156</td><td>PCIE0_TX3_P</td><td style="text-align:center">PCIe 0 Transmit 3+ (PCIe Ctrl #4 Lane 3)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">181</td><td>PCIE0_RST*</td><td style="text-align:center">PCIe 0 Reset (PCIe Ctrl #4)</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain 3.3V</td></tr><tr><td style="text-align:left">180</td><td>PCIE0_CLKREQ*</td><td style="text-align:center">PCIE 0 Clock Request (PCIe Ctrl #4)</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain 3.3V</td></tr><tr><td style="text-align:left">179</td><td>PCIE_WAKE*</td><td style="text-align:center">PCIe Wake</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain 3.3V</td></tr><tr><td style="text-align:left">160</td><td>PCIE0_CLK_N</td><td style="text-align:center">PCIe #0 Reference Clock-</td><td style="text-align:center">Bidir</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">162</td><td>PCIE0_CLK_P</td><td style="text-align:center">PCIe #0 Reference Clock+</td><td style="text-align:center">Bidir</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">232</td><td>I2C2_SCL</td><td style="text-align:center">General I2C 2 Clock</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain – 1.8V</td></tr><tr><td style="text-align:left">234</td><td>I2C2_SDA</td><td style="text-align:center">General I2C 2 Data</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain – 1.8V</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j12-m2-key-m--1-lanes">J12: M.2 Key M  (1 Lanes)<a href="#j12-m2-key-m--1-lanes" class="hash-link" aria-label="Direct link to J12: M.2 Key M  (1 Lanes)" title="Direct link to J12: M.2 Key M  (1 Lanes)">​</a></h3>
<p>This interface supports 1 Lanes PCIe and can be used to connect SSD.</p>
<table><thead><tr><th style="text-align:left">Pin #</th><th>Signal Name</th><th style="text-align:center">Description</th><th style="text-align:center">Direction</th><th style="text-align:center">Pin Type</th></tr></thead><tbody><tr><td style="text-align:left">40</td><td>PCIE2_RX0_N</td><td style="text-align:center">PCIe 2 Receive 0– (PCIe Ctrl #7 Lane 0)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">42</td><td>PCIE2_RX0_P</td><td style="text-align:center">PCIe 2 Receive 0+ (PCIe Ctrl #7 Lane 0)</td><td style="text-align:center">Input</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">46</td><td>PCIE2_TX0_N</td><td style="text-align:center">PCIe 2 Transmit 0– (PCIe Ctrl #7 Lane 0)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">48</td><td>PCIE2_TX0_P</td><td style="text-align:center">PCIe 2 Transmit 0+ (PCIe Ctrl #7 Lane 0)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">52</td><td>PCIE2_CLK_N</td><td style="text-align:center">PCIe 2 Reference Clock– (PCIe Ctrl #7)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">54</td><td>PCIE2_CLK_P</td><td style="text-align:center">PCIe 2 Reference Clock+ (PCIe Ctrl #7)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">179</td><td>PCIE_WAKE*</td><td style="text-align:center">PCIe Wake</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain 3.3V</td></tr><tr><td style="text-align:left">219</td><td>PCIE2_RST*</td><td style="text-align:center">PCIe 2 Reset (PCIe Ctrl #7)</td><td style="text-align:center">Output</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">221</td><td>PCIE2_CLKREQ*</td><td style="text-align:center">PCIe 2 Clock Request (PCIe Ctrl #7)</td><td style="text-align:center">Bidir</td><td style="text-align:center">PCIe PHY</td></tr><tr><td style="text-align:left">232</td><td>I2C2_SCL</td><td style="text-align:center">General I2C 2 Clock</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain – 1.8V</td></tr><tr><td style="text-align:left">234</td><td>I2C2_SDA</td><td style="text-align:center">General I2C 2 Data</td><td style="text-align:center">Bidir</td><td style="text-align:center">Open Drain – 1.8V</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j15-m2-key-b">J15: M.2 Key B<a href="#j15-m2-key-b" class="hash-link" aria-label="Direct link to J15: M.2 Key B" title="Direct link to J15: M.2 Key B">​</a></h3>
<p>This interface is used to connect to the 4G/5G module.</p>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>/</td><td>USB2_HUB2_P</td><td>from usb hub</td><td>Bidir</td><td></td></tr><tr><td>/</td><td>USB2_HUB2_N</td><td>from usb hub</td><td>Bidir</td><td></td></tr><tr><td>51</td><td>USBSS2_RX_N</td><td>USB SS Receive– (USB 3.2 Ctrl #2)</td><td>Input</td><td>USB SS PHY</td></tr><tr><td>53</td><td>USBSS2_RX_P</td><td>USB SS Receive+ (USB 3.2 Ctrl #2)</td><td>Input</td><td>USB SS PHY</td></tr><tr><td>57</td><td>USBSS2_TX_N</td><td>USB SS Transmit– (USB 3.2 Ctrl #2)</td><td>Output</td><td>USB SS PHY</td></tr><tr><td>59</td><td>USBSS2_TX_P</td><td>USB SS Transmit+ (USB 3.2 Ctrl #2)</td><td>Output</td><td>USB SS PHY</td></tr><tr><td>118</td><td>GPIO01</td><td>WWAN_PWR_ON_N</td><td>Input</td><td>CMOS – 1.8V</td></tr><tr><td>97</td><td>SPI0_CS1*</td><td>WWAN_WAKE_EN</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>91</td><td>SPI0_SCK</td><td>SPI 0 Clock</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>89</td><td>SPI0_MOSI</td><td>SPI 0 Master Out / Slave In</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>93</td><td>SPI0_MISO</td><td>SPI 0 Master In / Slave Out</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>95</td><td>SPI0_CS0*</td><td>SPI 0 Chip Select 0</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>126</td><td>GPIO01</td><td>M2B_RST_N</td><td>Input</td><td>CMOS – 1.8V</td></tr><tr><td>/</td><td>USIM_RST</td><td>Connect to Sim Card for reset</td><td>Output</td><td></td></tr><tr><td>/</td><td>USIM_CLK</td><td>Connect to Sim Card for clock</td><td>Output</td><td></td></tr><tr><td>/</td><td>USIM_DATA</td><td>Connect to Sim Card for Data</td><td>Bidir</td><td></td></tr><tr><td>/</td><td>USIM_PWR</td><td>Connect to Sim Card for power supply</td><td>Power</td><td></td></tr><tr><td>/</td><td>USIM_DET</td><td>Connect to Sim Card for card detection</td><td>Input</td><td></td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j19-m2-key-e">J19: M.2 Key E<a href="#j19-m2-key-e" class="hash-link" aria-label="Direct link to J19: M.2 Key E" title="Direct link to J19: M.2 Key E">​</a></h3>
<p>This interface is used to connect the WiFi/BT module.</p>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>/</td><td>USB2_HUB1_P</td><td>from usb hub</td><td>Bidir</td><td></td></tr><tr><td>/</td><td>USB2_HUB1_N</td><td>from usb hub</td><td>Bidir</td><td></td></tr><tr><td>167</td><td>PCIE1_RX0_N</td><td>PCIe 1 Receive 0– (PCIe Ctrl # 1 Lane 0)</td><td>Input</td><td>PCIe PHY</td></tr><tr><td>169</td><td>PCIE1_RX0_P</td><td>PCIe 1 Receive 0+ (PCIe Ctrl # 1 Lane 0)</td><td>Input</td><td>PCIe PHY</td></tr><tr><td>172</td><td>PCIE1_TX0_N</td><td>PCIe 1 Transmit 0– (PCIe Ctrl # 1 Lane 0)</td><td>Output</td><td>PCIe PHY</td></tr><tr><td>174</td><td>PCIE1_TX0_P</td><td>PCIe 1 Transmit 0+ (PCIe Ctrl # 1 Lane 0)</td><td>Output</td><td>PCIe PHY</td></tr><tr><td>173</td><td>PCIE1_CLK_N</td><td>PCIe 1 Reference Clock– (PCIe Ctrl #1)</td><td>Output</td><td>PCIe PHY</td></tr><tr><td>175</td><td>PCIE1_CLK_P</td><td>PCIe 1 Reference Clock+ (PCIe Ctrl #1)</td><td>Output</td><td>PCIe PHY</td></tr><tr><td>179</td><td>PCIE_WAKE*</td><td>PCIe Wake. 47kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain 3.3V</td></tr><tr><td>182</td><td>PCIE1_CLKREQ*</td><td>PCIe 1 Clock Request (PCIe Ctrl # 1). 47kΩ pull-up to 3.3V on the module</td><td>Bidir</td><td>PCIe PHY</td></tr><tr><td>183</td><td>PCIE1_RST*</td><td>PCIe 1 Reset (PCIe Ctrl #1). 4.7kΩ pull-up to 3.3V on the module</td><td>Output</td><td>PCIe PHY</td></tr><tr><td>232</td><td>I2C2_SCL</td><td>General I2C 2 Clock</td><td>Bidir</td><td>Open Drain – 1.8V</td></tr><tr><td>234</td><td>I2C2_SDA</td><td>General I2C 2 Data</td><td>Bidir</td><td>Open Drain – 1.8V</td></tr><tr><td>128</td><td>GPIO05</td><td>Wifi disable control</td><td>Output</td><td>CMOS – 1.8V</td></tr><tr><td>210</td><td>CLK_32K_OUT</td><td>M2E_SubClk_32KHz</td><td>Output</td><td>Clk Soure</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j9-camera-interface">J9: Camera Interface<a href="#j9-camera-interface" class="hash-link" aria-label="Direct link to J9: Camera Interface" title="Direct link to J9: Camera Interface">​</a></h3>
<p>This interface is CSI0, which supports 4 lanes MIPI and is used to connect to the Camera Module.</p>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>4</td><td>CSI0_D0_N</td><td>Camera, CSI 0 Data 0–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>6</td><td>CSI0_D0_P</td><td>Camera, CSI 0 Data 0+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>16</td><td>CSI0_D1_N</td><td>Camera, CSI 0 Data 1–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>18</td><td>CSI0_D1_P</td><td>Camera, CSI 0 Data 1+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>10</td><td>CSI0_CLK_N</td><td>Camera, CSI 0 Clock–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>12</td><td>CSI0_CLK_P</td><td>Camera, CSI 0 Clock+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>3</td><td>CSI1_D0_N</td><td>Camera, CSI 1 Data 0–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>5</td><td>CSI1_D0_P</td><td>Camera, CSI 1 Data 0+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>15</td><td>CSI1_D1_N</td><td>Camera, CSI 1 Data 1–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>17</td><td>CSI1_D1_P</td><td>Camera, CSI 1 Data 1+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>114</td><td>CAM0_PWDN</td><td>Camera 0 Powerdown or GPIO</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>116</td><td>CAM0_MCLK</td><td>Camera 0 Reference Clock</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>213</td><td>CAM_I2C_SCL</td><td>Camera I2C Clock. 2.2kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>215</td><td>CAM_I2C_SDA</td><td>Camera I2C Data. 2.2kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>130</td><td>GPIO06</td><td>I2C Channel selection, Low for CSI0</td><td>Output</td><td>CMOS – 1.8V</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j10-camera-interface">J10: Camera Interface<a href="#j10-camera-interface" class="hash-link" aria-label="Direct link to J10: Camera Interface" title="Direct link to J10: Camera Interface">​</a></h3>
<p>This interface is CSI1, which supports 4 lanes MIPI and is used to connect to the Camera Module.</p>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>24</td><td>CSI2_D0_P</td><td>Camera, CSI 2 Data 0+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>34</td><td>CSI2_D1_N</td><td>Camera, CSI 2 Data 1–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>36</td><td>CSI2_D1_P</td><td>Camera, CSI 2 Data 1+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>28</td><td>CSI2_CLK_N</td><td>Camera, CSI 2 Clock–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>30</td><td>CSI2_CLK_P</td><td>Camera, CSI 2 Clock+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>21</td><td>CSI3_D0_N</td><td>Camera, CSI 3 Data 0–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>23</td><td>CSI3_D0_P</td><td>Camera, CSI 3 Data 0+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>33</td><td>CSI3_D1_N</td><td>Camera, CSI 3 Data 1–</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>35</td><td>CSI3_D1_P</td><td>Camera, CSI 3 Data 1+</td><td>Input</td><td>MIPI D-PHY</td></tr><tr><td>120</td><td>CAM1_PWDN</td><td>Camera 1 Powerdown or GPIO</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>122</td><td>CAM1_MCLK</td><td>Camera 1 Reference Clock</td><td>Bidir</td><td>CMOS – 1.8V</td></tr><tr><td>213</td><td>CAM_I2C_SCL</td><td>Camera I2C Clock. 2.2kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>215</td><td>CAM_I2C_SDA</td><td>Camera I2C Data. 2.2kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>130</td><td>GPIO06</td><td>I2C Channel selection, High for CSI1</td><td>Output</td><td>CMOS – 1.8V</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="audio-interface">Audio Interface<a href="#audio-interface" class="hash-link" aria-label="Direct link to Audio Interface" title="Direct link to Audio Interface">​</a></h3>
<table><thead><tr><th>Interfaces</th><th>Functions</th><th>Descriptions</th></tr></thead><tbody><tr><td>J27</td><td>3.5 Audio Phone Jack</td><td>Support Audio Output and Mic Input</td></tr><tr><td>J24</td><td>Mic Input</td><td>Mono Audio Output or Mic Input, Pin1=In/Out,Pin2=GND</td></tr><tr><td>J25</td><td>Mic Input</td><td>Mono Audio IOutput or Mic Input, Pin1=In/Out,Pin2=GND</td></tr><tr><td>J23</td><td>Speaker Output</td><td>Right Channel  differential output: Pin1=Positive, Pin2=Negative</td></tr><tr><td>j26</td><td>Speaker Output</td><td>Left Channel  differential output: Pin1=Positive, Pin2=Negative</td></tr><tr><td>J38</td><td>Line Output</td><td>L/R Chanel Line Output： Pin1=Left, Pin2=Right</td></tr></tbody></table>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="14-pins-expansion-ios">14 Pins Expansion IOs<a href="#14-pins-expansion-ios" class="hash-link" aria-label="Direct link to 14 Pins Expansion IOs" title="Direct link to 14 Pins Expansion IOs">​</a></h3>
<p>This interface can be equipped with an expansion board to connect peripheral devices.</p>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>103</td><td>UART0_RTS*</td><td>UART #0 Request to Send</td><td>Output</td><td>CMOS – 3.3V</td></tr><tr><td>105</td><td>UART0_CTS*</td><td>UART #0 Clear to Send</td><td>Input</td><td>CMOS – 3.3V</td></tr><tr><td>/</td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr><tr><td>106</td><td>SPI1_SCK</td><td>SPI 1 Clock</td><td>Bidir</td><td>CMOS – 3.3V</td></tr><tr><td>108</td><td>SPI1_MISO</td><td>SPI 1 Master In / Slave Out</td><td>Bidir</td><td>CMOS – 3.3V</td></tr><tr><td>104</td><td>SPI1_MOSI</td><td>SPI 1 Master Out / Slave In</td><td>Bidir</td><td>CMOS – 3.3V</td></tr><tr><td>110</td><td>SPI1_CS0*</td><td>SPI 1 Chip Select 0</td><td>Bidir</td><td>CMOS – 3.3V</td></tr><tr><td>112</td><td>SPI1_CS1*</td><td>SPI 1 Chip Select 1</td><td>Bidir</td><td>CMOS – 3.3V</td></tr><tr><td>189</td><td>I2C1_SCL</td><td>General I2C 1 Clock. 2.2kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>191</td><td>I2C1_SDA</td><td>General I2C 1 Data. 2.2kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>185</td><td>I2C0_SCL</td><td>General I2C 0 Clock. 1.5kΩ pull-up to 3.3V on module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>187</td><td>I2C0_SDA</td><td>General I2C 0 Data. 1.5kΩ pull-up to 3.3V on the module.</td><td>Bidir</td><td>Open Drain – 3.3V</td></tr><tr><td>/</td><td>GND</td><td>GND</td><td>/</td><td>GND</td></tr><tr><td>/</td><td>3.3V</td><td>Power Supply 3.3V with fuse</td><td>Output</td><td>3.3V</td></tr></tbody></table>
<p>Note:</p>
<ol>
<li>
<sub>I2C0 also connect to Type-C USB control  and TPM  </sub>
</li>
<li>
<sub>CMOS type IOs have been translate to 3.3V from 1.8V</sub>
</li>
</ol>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="rear-panel-expansion-ios">Rear panel expansion IOs<a href="#rear-panel-expansion-ios" class="hash-link" aria-label="Direct link to Rear panel expansion IOs" title="Direct link to Rear panel expansion IOs">​</a></h3>
<p>Please note that the Alarm IOs are dry contact.</p>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>218</td><td>GPIO12</td><td>GPIO=Low/high when IN1=high（Open）/low(Short)</td><td>Input</td><td>dry contact</td></tr><tr><td></td><td></td><td>IN1_COM: COM pin</td><td></td><td></td></tr><tr><td>216</td><td>GPIO11</td><td>IN2: GPIO=Low/high when IN1=high（Open）/low(Short)</td><td>Input</td><td>dry contact</td></tr><tr><td></td><td></td><td>IN2_COM: COM pin</td><td></td><td></td></tr><tr><td>206</td><td>GPIO07</td><td>IN3: GPIO=Low/high when IN1=high（Open）/low(Short)</td><td>Input</td><td>dry contact</td></tr><tr><td></td><td></td><td>IN3_COM: COM pin</td><td></td><td></td></tr><tr><td>228</td><td>GPIO13</td><td>IN4: GPIO=Low/high when IN1=high（Open）/low(Short)</td><td>Input</td><td>dry contact</td></tr><tr><td></td><td></td><td>IN4_COM: COM pin</td><td></td><td></td></tr><tr><td>199</td><td>I2S0_SCLK_1V8</td><td>OUT1: GPIO=Low for short, high for open</td><td>Output</td><td>dry contact</td></tr><tr><td></td><td></td><td>OUT1_COM: COM pin</td><td></td><td></td></tr><tr><td>197</td><td>I2S0_LRCK_1V8</td><td>OUT2: GPIO=Low for short, high for open</td><td>Output</td><td>dry contact</td></tr><tr><td></td><td></td><td>OUT2_COM: COM pin</td><td></td><td></td></tr><tr><td>195</td><td>I2S0_SDIN_1V8</td><td>OUT3: GPIO=Low for shor, high for open.</td><td>Output</td><td>dry contact</td></tr><tr><td></td><td></td><td>OUT3_COM: COM pin</td><td></td><td></td></tr><tr><td>193</td><td>I2S0_SDOUT_1V8</td><td>OUT4: GPIO=Low for short, high for open.</td><td>Output</td><td>dry contact</td></tr><tr><td></td><td></td><td>OUT4_COM: COM pin</td><td></td><td></td></tr></tbody></table>
<table><thead><tr><th>Pin #</th><th>Signal Name</th><th>Description</th><th>Direction</th><th>Pin Type</th></tr></thead><tbody><tr><td>203</td><td>UART1_TXD</td><td>Use for RS_485</td><td>Output</td><td>CMOS    1.8V</td></tr><tr><td>205</td><td>UART1_RXD</td><td>Use for RS_485</td><td>Input</td><td>CMOS    1.8V</td></tr><tr><td>207</td><td>UART1_RTS*</td><td>RS_485 enable pin</td><td>Output</td><td>CMOS    1.8V</td></tr><tr><td>99</td><td>UART0_TXD</td><td>Use for uart Ransmit (with 3.3 level shifter)</td><td>Output</td><td>CMOS – 1.8V</td></tr><tr><td>101</td><td>UART0_RXD</td><td>Use for uart  Receive (with 3.3 level shifter)</td><td>Input</td><td>CMOS – 1.8V</td></tr><tr><td>/</td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr><tr><td>145</td><td>CAN_TX</td><td>FD CAN Transmit</td><td>Output</td><td>CMOS – 3.3V</td></tr><tr><td>143</td><td>CAN_RX</td><td>FD CAN Receive</td><td>Input</td><td>CMOS – 3.3V</td></tr><tr><td>/</td><td>VCC_5V</td><td>VCC_5V</td><td>Output</td><td>5V</td></tr></tbody></table></div></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Hardware Guide/Components Overview"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Components Overview</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/wiki-test/docs/NeoEdge NG4500 Series/NG4500-CB01 Development Board/Software Guide/System Flashing and Initialization"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">System  Flashing</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#brief" class="table-of-contents__link toc-highlight"><strong>Brief</strong></a></li><li><a href="#pcba-interfaces" class="table-of-contents__link toc-highlight"><strong>PCBA Interfaces</strong></a><ul><li><a href="#top-side-interfaces" class="table-of-contents__link toc-highlight">Top side Interfaces</a></li><li><a href="#bottom-side-interfaces" class="table-of-contents__link toc-highlight">Bottom side Interfaces</a></li><li><a href="#quick-connection-guide" class="table-of-contents__link toc-highlight">Quick connection guide</a></li></ul></li><li><a href="#interfaces--and-instructions" class="table-of-contents__link toc-highlight"><strong>Interfaces  and instructions</strong></a><ul><li><a href="#j11-m2-key-m-4-lanes" class="table-of-contents__link toc-highlight">J11: M.2 Key M (4 Lanes)</a></li><li><a href="#j12-m2-key-m--1-lanes" class="table-of-contents__link toc-highlight">J12: M.2 Key M  (1 Lanes)</a></li><li><a href="#j15-m2-key-b" class="table-of-contents__link toc-highlight">J15: M.2 Key B</a></li><li><a href="#j19-m2-key-e" class="table-of-contents__link toc-highlight">J19: M.2 Key E</a></li><li><a href="#j9-camera-interface" class="table-of-contents__link toc-highlight">J9: Camera Interface</a></li><li><a href="#j10-camera-interface" class="table-of-contents__link toc-highlight">J10: Camera Interface</a></li><li><a href="#audio-interface" class="table-of-contents__link toc-highlight">Audio Interface</a></li><li><a href="#14-pins-expansion-ios" class="table-of-contents__link toc-highlight">14 Pins Expansion IOs</a></li><li><a href="#rear-panel-expansion-ios" class="table-of-contents__link toc-highlight">Rear panel expansion IOs</a></li></ul></li></ul></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Wiki</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/wiki-test/docs/Welcome">Wiki</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://discord.com/invite/6TZb2Y8WKx" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://x.com/CamThinkAI" target="_blank" rel="noopener noreferrer" class="footer__link-item">X<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/camthink-ai" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2025 My Project, Inc. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>