#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jun 12 14:49:43 2024
# Process ID: 6344
# Current directory: C:/Users/admin/Desktop/project/Digital-_design_-project/Digital-_design_-project.runs/synth_1
# Command line: vivado.exe -log max_diff.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source max_diff.tcl
# Log file: C:/Users/admin/Desktop/project/Digital-_design_-project/Digital-_design_-project.runs/synth_1/max_diff.vds
# Journal file: C:/Users/admin/Desktop/project/Digital-_design_-project/Digital-_design_-project.runs/synth_1\vivado.jou
# Running On: LAPTOP-93A21ICM, OS: Windows, CPU Frequency: 2795 MHz, CPU Physical cores: 8, Host memory: 16407 MB
#-----------------------------------------------------------
source max_diff.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 472.680 ; gain = 183.125
Command: synth_design -top max_diff -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8884
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 921.812 ; gain = 445.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'max_diff' [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:13]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:6' bound to instance 'CTRL_UNIT' of component 'Controller' [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Controller' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:16]
WARNING: [Synth 8-5640] Port 'testmax' is missing in component declaration [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:25]
WARNING: [Synth 8-5640] Port 'testmin' is missing in component declaration [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:25]
WARNING: [Synth 8-5640] Port 'testvalue' is missing in component declaration [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:25]
WARNING: [Synth 8-5640] Port 'testidex' is missing in component declaration [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:25]
WARNING: [Synth 8-5640] Port 'testaddr' is missing in component declaration [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:25]
INFO: [Synth 8-3491] module 'Datapath' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:4' bound to instance 'DATAPATH_UNIT' of component 'Datapath' [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Datapath' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:16]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:4' bound to instance 'max_reg' of component 'Reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:14]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reg' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:14]
INFO: [Synth 8-3491] module 'Mux2' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:5' bound to instance 'max_mux' of component 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux2' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:16]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:4' bound to instance 'min_reg' of component 'Reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:61]
INFO: [Synth 8-3491] module 'Mux2' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:5' bound to instance 'min_mux' of component 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:64]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:4' bound to instance 'index_reg' of component 'Reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:66]
INFO: [Synth 8-3491] module 'Mux2' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:5' bound to instance 'index_mux' of component 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:69]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:4' bound to instance 'addrin_reg' of component 'Reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:71]
INFO: [Synth 8-3491] module 'Mux2' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:5' bound to instance 'addrin_mux' of component 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:74]
INFO: [Synth 8-3491] module 'Mux2' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:5' bound to instance 'memaddr_mux' of component 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:76]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Reg.vhd:4' bound to instance 'value_reg' of component 'Reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:78]
INFO: [Synth 8-3491] module 'Mux4' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux4.vhd:5' bound to instance 'alua_mux' of component 'Mux4' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Mux4' [C:/Users/admin/Desktop/project/Digital-_design_-project/Mux4.vhd:18]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux4' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/Mux4.vhd:18]
INFO: [Synth 8-3491] module 'Mux4' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux4.vhd:5' bound to instance 'alub_mux' of component 'Mux4' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:83]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/ALU.vhd:4' bound to instance 'alu_i' of component 'ALU' [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/admin/Desktop/project/Digital-_design_-project/ALU.vhd:11]
INFO: [Synth 8-3491] module 'Mux2' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Mux2.vhd:5' bound to instance 'bmux' of component 'Mux2' [C:/Users/admin/Desktop/project/Digital-_design_-project/ALU.vhd:31]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:4' bound to instance 'adder' of component 'Adder8' [C:/Users/admin/Desktop/project/Digital-_design_-project/ALU.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:11]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:9]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/HalfAdder.vhd:4' bound to instance 'half_adder_1' of component 'HalfAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'HalfAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/HalfAdder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'HalfAdder' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/HalfAdder.vhd:9]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/HalfAdder.vhd:4' bound to instance 'half_adder_2' of component 'HalfAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:9]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:20]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/admin/Desktop/project/Digital-_design_-project/FullAdder.vhd:4' bound to instance 'last_full_adder' of component 'FullAdder' [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/Adder8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/ALU.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/Datapath.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'max_diff' (0#1) [C:/Users/admin/Desktop/project/Digital-_design_-project/max_diff.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1033.410 ; gain = 556.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.410 ; gain = 556.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.410 ; gain = 556.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Controller'
WARNING: [Synth 8-327] inferring latch for variable 'MaxWriteEn_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:94]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                   00000000000001 |                            00000
                      s1 |                   00000000000010 |                            00010
                      s2 |                   00000000000100 |                            00011
                      s3 |                   00000000001000 |                            00100
                      s4 |                   00000000010000 |                            00101
                      s5 |                   00000000100000 |                            00110
                      s6 |                   00000001000000 |                            00111
                      s7 |                   00000010000000 |                            01000
                      s8 |                   00000100000000 |                            01001
                      s9 |                   00001000000000 |                            01010
                     s10 |                   00010000000000 |                            01011
                     s11 |                   00100000000000 |                            01100
                     s12 |                   01000000000000 |                            01101
                     s13 |                   10000000000000 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Controller'
WARNING: [Synth 8-327] inferring latch for variable 'MaxSrc_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'MinWriteEn_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'MinSrc_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'ValueWriteEn_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'IndexSrc_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'IndexWriteEn_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'AddrInWriteEn_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'AddrInSrc_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'AddressSrc_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'ResultWriteEn_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/Users/admin/Desktop/project/Digital-_design_-project/Controller.vhd:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1033.410 ; gain = 556.762
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	  14 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (CTRL_UNIT/ValueWriteEn_reg) is unused and will be removed from module max_diff.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1210.988 ; gain = 734.340
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    31|
|3     |LUT3 |    16|
|4     |LUT4 |    11|
|5     |LUT5 |    10|
|6     |LUT6 |    28|
|7     |FDCE |    53|
|8     |FDPE |     1|
|9     |LD   |    14|
|10    |IBUF |    35|
|11    |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |   218|
|2     |  CTRL_UNIT     |Controller |   107|
|3     |  DATAPATH_UNIT |Datapath   |    57|
|4     |    addrin_reg  |Reg        |     8|
|5     |    index_reg   |Reg_0      |     8|
|6     |    max_reg     |Reg_1      |    17|
|7     |    min_reg     |Reg_2      |     8|
|8     |    value_reg   |Reg_3      |    16|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.781 ; gain = 738.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1226.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

Synth Design complete | Checksum: 21aeffa3
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1322.324 ; gain = 849.645
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1322.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/project/Digital-_design_-project/Digital-_design_-project.runs/synth_1/max_diff.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file max_diff_utilization_synth.rpt -pb max_diff_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 14:50:49 2024...
