lib_name: span_ion
cell_name: zz_mux_bin_unit
pins: [  ]
instances:
  V5:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V4:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VIN<0>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V3:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VIN<1>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V1:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "S"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  E0:
    lib_name: analogLib
    cell_name: vcvs
    instpins:
      NC+:
        direction: inputOutput
        net_name: "S"
        num_bits: 1
      NC-:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "Sb"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  I2:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
