// Seed: 1526665223
module module_0 #(
    parameter id_4 = 32'd62
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  logic _id_4;
  wire [-1 : -1  -  {  1  {  id_4  }  }] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd80
) (
    output tri1 id_0,
    input supply1 _id_1,
    output tri id_2,
    input wire id_3
);
  tri [1 : id_1] id_5 = id_1 && 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  tri   id_4
);
  assign id_0 = id_3;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
