<profile>

<section name = "Vitis HLS Report for 'store_output_S0'" level="0">
<item name = "Date">Thu May 29 01:14:24 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">401484, 401484, 1.606 ms, 1.606 ms, 401484, 401484, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3_fu_100">store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3, 401412, 401412, 1.606 ms, 1.606 ms, 401412, 401412, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 610, 2828, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 502, -</column>
<column name="Register">-, -, 158, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_19ns_26_1_1_U2340">mul_8ns_19ns_26_1_1, 0, 1, 0, 6, 0</column>
<column name="grp_store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3_fu_100">store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3, 0, 0, 610, 2822, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln804_fu_160_p2">+, 0, 0, 71, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">338, 74, 1, 74</column>
<column name="kernel_output_blk_n_AW">9, 2, 1, 2</column>
<column name="kernel_output_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_kernel_output_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_kernel_output_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_kernel_output_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_kernel_output_AWID">9, 2, 1, 2</column>
<column name="m_axi_kernel_output_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_kernel_output_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_kernel_output_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_kernel_output_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_kernel_output_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_kernel_output_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_kernel_output_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_kernel_output_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_kernel_output_BREADY">14, 3, 1, 3</column>
<column name="m_axi_kernel_output_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="grp_store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3_fu_100_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln804_reg_186">26, 0, 26, 0</column>
<column name="trunc_ln804_1_reg_191">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_output_S0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_output_S0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_output_S0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_output_S0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_output_S0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_output_S0, return value</column>
<column name="output_0_address0">out, 16, ap_memory, output_0, array</column>
<column name="output_0_ce0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_q0">in, 32, ap_memory, output_0, array</column>
<column name="output_0_address1">out, 16, ap_memory, output_0, array</column>
<column name="output_0_ce1">out, 1, ap_memory, output_0, array</column>
<column name="output_0_q1">in, 32, ap_memory, output_0, array</column>
<column name="output_1_address0">out, 16, ap_memory, output_1, array</column>
<column name="output_1_ce0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_q0">in, 32, ap_memory, output_1, array</column>
<column name="output_1_address1">out, 16, ap_memory, output_1, array</column>
<column name="output_1_ce1">out, 1, ap_memory, output_1, array</column>
<column name="output_1_q1">in, 32, ap_memory, output_1, array</column>
<column name="output_2_address0">out, 16, ap_memory, output_2, array</column>
<column name="output_2_ce0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_q0">in, 32, ap_memory, output_2, array</column>
<column name="output_2_address1">out, 16, ap_memory, output_2, array</column>
<column name="output_2_ce1">out, 1, ap_memory, output_2, array</column>
<column name="output_2_q1">in, 32, ap_memory, output_2, array</column>
<column name="output_3_address0">out, 16, ap_memory, output_3, array</column>
<column name="output_3_ce0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_q0">in, 32, ap_memory, output_3, array</column>
<column name="output_3_address1">out, 16, ap_memory, output_3, array</column>
<column name="output_3_ce1">out, 1, ap_memory, output_3, array</column>
<column name="output_3_q1">in, 32, ap_memory, output_3, array</column>
<column name="output_4_address0">out, 16, ap_memory, output_4, array</column>
<column name="output_4_ce0">out, 1, ap_memory, output_4, array</column>
<column name="output_4_q0">in, 32, ap_memory, output_4, array</column>
<column name="output_4_address1">out, 16, ap_memory, output_4, array</column>
<column name="output_4_ce1">out, 1, ap_memory, output_4, array</column>
<column name="output_4_q1">in, 32, ap_memory, output_4, array</column>
<column name="output_5_address0">out, 16, ap_memory, output_5, array</column>
<column name="output_5_ce0">out, 1, ap_memory, output_5, array</column>
<column name="output_5_q0">in, 32, ap_memory, output_5, array</column>
<column name="output_5_address1">out, 16, ap_memory, output_5, array</column>
<column name="output_5_ce1">out, 1, ap_memory, output_5, array</column>
<column name="output_5_q1">in, 32, ap_memory, output_5, array</column>
<column name="output_6_address0">out, 16, ap_memory, output_6, array</column>
<column name="output_6_ce0">out, 1, ap_memory, output_6, array</column>
<column name="output_6_q0">in, 32, ap_memory, output_6, array</column>
<column name="output_6_address1">out, 16, ap_memory, output_6, array</column>
<column name="output_6_ce1">out, 1, ap_memory, output_6, array</column>
<column name="output_6_q1">in, 32, ap_memory, output_6, array</column>
<column name="output_7_address0">out, 16, ap_memory, output_7, array</column>
<column name="output_7_ce0">out, 1, ap_memory, output_7, array</column>
<column name="output_7_q0">in, 32, ap_memory, output_7, array</column>
<column name="output_7_address1">out, 16, ap_memory, output_7, array</column>
<column name="output_7_ce1">out, 1, ap_memory, output_7, array</column>
<column name="output_7_q1">in, 32, ap_memory, output_7, array</column>
<column name="output_8_address0">out, 16, ap_memory, output_8, array</column>
<column name="output_8_ce0">out, 1, ap_memory, output_8, array</column>
<column name="output_8_q0">in, 32, ap_memory, output_8, array</column>
<column name="output_8_address1">out, 16, ap_memory, output_8, array</column>
<column name="output_8_ce1">out, 1, ap_memory, output_8, array</column>
<column name="output_8_q1">in, 32, ap_memory, output_8, array</column>
<column name="output_9_address0">out, 16, ap_memory, output_9, array</column>
<column name="output_9_ce0">out, 1, ap_memory, output_9, array</column>
<column name="output_9_q0">in, 32, ap_memory, output_9, array</column>
<column name="output_9_address1">out, 16, ap_memory, output_9, array</column>
<column name="output_9_ce1">out, 1, ap_memory, output_9, array</column>
<column name="output_9_q1">in, 32, ap_memory, output_9, array</column>
<column name="output_10_address0">out, 16, ap_memory, output_10, array</column>
<column name="output_10_ce0">out, 1, ap_memory, output_10, array</column>
<column name="output_10_q0">in, 32, ap_memory, output_10, array</column>
<column name="output_10_address1">out, 16, ap_memory, output_10, array</column>
<column name="output_10_ce1">out, 1, ap_memory, output_10, array</column>
<column name="output_10_q1">in, 32, ap_memory, output_10, array</column>
<column name="output_11_address0">out, 16, ap_memory, output_11, array</column>
<column name="output_11_ce0">out, 1, ap_memory, output_11, array</column>
<column name="output_11_q0">in, 32, ap_memory, output_11, array</column>
<column name="output_11_address1">out, 16, ap_memory, output_11, array</column>
<column name="output_11_ce1">out, 1, ap_memory, output_11, array</column>
<column name="output_11_q1">in, 32, ap_memory, output_11, array</column>
<column name="output_12_address0">out, 16, ap_memory, output_12, array</column>
<column name="output_12_ce0">out, 1, ap_memory, output_12, array</column>
<column name="output_12_q0">in, 32, ap_memory, output_12, array</column>
<column name="output_12_address1">out, 16, ap_memory, output_12, array</column>
<column name="output_12_ce1">out, 1, ap_memory, output_12, array</column>
<column name="output_12_q1">in, 32, ap_memory, output_12, array</column>
<column name="output_13_address0">out, 16, ap_memory, output_13, array</column>
<column name="output_13_ce0">out, 1, ap_memory, output_13, array</column>
<column name="output_13_q0">in, 32, ap_memory, output_13, array</column>
<column name="output_13_address1">out, 16, ap_memory, output_13, array</column>
<column name="output_13_ce1">out, 1, ap_memory, output_13, array</column>
<column name="output_13_q1">in, 32, ap_memory, output_13, array</column>
<column name="output_14_address0">out, 16, ap_memory, output_14, array</column>
<column name="output_14_ce0">out, 1, ap_memory, output_14, array</column>
<column name="output_14_q0">in, 32, ap_memory, output_14, array</column>
<column name="output_14_address1">out, 16, ap_memory, output_14, array</column>
<column name="output_14_ce1">out, 1, ap_memory, output_14, array</column>
<column name="output_14_q1">in, 32, ap_memory, output_14, array</column>
<column name="output_15_address0">out, 16, ap_memory, output_15, array</column>
<column name="output_15_ce0">out, 1, ap_memory, output_15, array</column>
<column name="output_15_q0">in, 32, ap_memory, output_15, array</column>
<column name="output_15_address1">out, 16, ap_memory, output_15, array</column>
<column name="output_15_ce1">out, 1, ap_memory, output_15, array</column>
<column name="output_15_q1">in, 32, ap_memory, output_15, array</column>
<column name="m_axi_kernel_output_AWVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WDATA">out, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WSTRB">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WLAST">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RDATA">in, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RLAST">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RFIFONUM">in, 9, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="voutput">in, 64, ap_none, voutput, scalar</column>
<column name="d0">in, 4, ap_none, d0, scalar</column>
</table>
</item>
</section>
</profile>
