Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 18 22:24:02 2025
| Host         : DESKTOP-2CVGOV3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           25 |
| No           | No                    | Yes                    |             347 |          137 |
| No           | Yes                   | No                     |             124 |           54 |
| Yes          | No                    | No                     |              36 |           12 |
| Yes          | No                    | Yes                    |             295 |           94 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                                             |                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    |                                             | main_state_machine/reset                  |                1 |              2 |         2.00 |
|  clk_divider0/CLK |                                             | change_disp0/rst                          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | anim_manager0/current_item_index[3]_i_1_n_0 | change_disp0/rst                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | fsm0/selection_index[3]_i_1_n_0             | main_state_machine/reset                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG    | anim_manager0/item_ptr                      | change_disp0/rst                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    |                                             | fsm0/SR[0]                                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG    |                                             | green_bg_addr[6]_i_1_n_0                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG    | change_disp0/count_1[7]_i_1_n_0             | change_disp0/rst                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | coin_sel0/current_state_reg[0]              | change_disp0/rst                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | change_disp0/count_100                      | change_disp0/rst                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | coin_sel0/current_state_reg_0[0]            | change_disp0/rst                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    |                                             | clk_divider0/counter[7]_i_1__3_n_0        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | coin_sel0/E[0]                              | change_disp0/rst                          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG    | change_disp0/count_5                        | change_disp0/rst                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | change_disp0/count_10                       | change_disp0/rst                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | coin_sel0/current_state_reg_1[0]            | change_disp0/rst                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    |                                             | avail_disp0/coin_addr[8]_i_1_n_0          |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG    |                                             | coin_addr[8]_i_1__1_n_0                   |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG    |                                             | disp_change_disp0/coin_addr[8]_i_1__0_n_0 |                4 |              9 |         2.25 |
|  clk_divider0/CLK | vs0/v_count_reg[9]_i_2_n_0                  | vs0/v_count_reg[9]_i_1_n_0                |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG    |                                             | anim_addr[9]_i_1_n_0                      |                4 |             10 |         2.50 |
|  clk_divider0/CLK | vs0/pixel_tick                              | vs0/h_count_reg[9]_i_1_n_0                |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG    | vs0/pixel_tick                              | vs0/SR[0]                                 |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG    |                                             | pixel_addr[11]_i_1_n_0                    |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG    | on_background_reg10                         |                                           |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG    | change_disp0/remaining                      | change_disp0/rst                          |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG    | on_background_reg1                          |                                           |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    | anim_manager0/frame_timer                   | change_disp0/rst                          |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG    | anim_manager0/latched_cart_flat             | change_disp0/rst                          |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG    | change_disp0/E[0]                           | change_disp0/rst                          |               15 |             27 |         1.80 |
|  clk_IBUF_BUFG    | deb1/cancel_counter_reg[25]                 | change_disp0/rst                          |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG    | change_disp0/dispensing_reg[0]              | change_disp0/rst                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | change_disp0/dispense_coin1[7]_i_1_n_0      | change_disp0/rst                          |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG    | change_disp0/dispensing_reg_0[0]            | change_disp0/rst                          |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG    |                                             |                                           |               24 |             41 |         1.71 |
|  clk_IBUF_BUFG    |                                             | change_disp0/rst                          |              161 |            396 |         2.46 |
+-------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


