

================================================================
== Vitis HLS Report for 'TinyYOLOHW'
================================================================
* Date:           Sat Feb  7 23:51:35 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.918 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     632|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     278|     428|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     285|    1096|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  278|  428|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  278|  428|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln82_10_fu_317_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_11_fu_331_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_12_fu_345_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_13_fu_359_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_14_fu_373_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_15_fu_387_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_1_fu_191_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_2_fu_205_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_3_fu_219_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_4_fu_233_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_5_fu_247_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_6_fu_261_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_7_fu_275_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_8_fu_289_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_9_fu_303_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_fu_177_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 632|         516|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |axi_in_TDATA_blk_n                |   9|          2|    1|          2|
    |axi_out_TDATA_blk_n               |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_rst_n_inv                      |  1|   0|    1|          0|
    |ap_rst_reg_1                      |  1|   0|    1|          0|
    |ap_rst_reg_2                      |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  7|   0|    7|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        TinyYOLOHW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        TinyYOLOHW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        TinyYOLOHW|  return value|
|axi_in_TVALID          |   in|    1|        axis|   axi_in_V_last_V|       pointer|
|axi_in_TREADY          |  out|    1|        axis|   axi_in_V_last_V|       pointer|
|axi_in_TLAST           |   in|    1|        axis|   axi_in_V_last_V|       pointer|
|axi_out_TREADY         |   in|    1|        axis|  axi_out_V_last_V|       pointer|
|axi_out_TVALID         |  out|    1|        axis|  axi_out_V_last_V|       pointer|
|axi_out_TLAST          |  out|    1|        axis|  axi_out_V_last_V|       pointer|
|axi_in_TDATA           |   in|  512|        axis|   axi_in_V_data_V|       pointer|
|axi_in_TKEEP           |   in|   64|        axis|   axi_in_V_keep_V|       pointer|
|axi_in_TSTRB           |   in|   64|        axis|   axi_in_V_strb_V|       pointer|
|axi_out_TDATA          |  out|  512|        axis|  axi_out_V_data_V|       pointer|
|axi_out_TKEEP          |  out|   64|        axis|  axi_out_V_keep_V|       pointer|
|axi_out_TSTRB          |  out|   64|        axis|  axi_out_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln109 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../TinyYOLOHW_cmodel.cpp:109]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln109 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0" [../TinyYOLOHW_cmodel.cpp:109]   --->   Operation 6 'specinterface' 'specinterface_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_width"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_channels"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channels, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channels, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_channels"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_channels, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_channels, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %quant_M"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_M, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_M, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %quant_n"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_n, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_n, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %isMaxpool"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %isMaxpool, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %isMaxpool, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %is_1x1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %is_1x1, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %is_1x1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_16, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %axi_in_V_data_V, i64 %axi_in_V_keep_V, i64 %axi_in_V_strb_V, i1 %axi_in_V_last_V, void @empty_17, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %axi_in_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_in_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_in_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axi_in_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 %axi_out_V_last_V, void @empty_17, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %axi_out_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_out_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_out_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axi_out_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln96 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 0, i1 %axi_out_V_last_V, i1 0, i1 0, void @empty_9" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln96 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %axi_in_V_data_V, i64 %axi_in_V_keep_V, i64 %axi_in_V_strb_V, i1 0, i1 %axi_in_V_last_V, i1 0, i1 0, void @empty_11" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.07ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %axi_in_V_data_V, i64 %axi_in_V_keep_V, i64 %axi_in_V_strb_V, i1 %axi_in_V_last_V" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 45 'read' 'empty' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.97> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%streamin_data = extractvalue i641 %empty" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 46 'extractvalue' 'streamin_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%streamin_keep = extractvalue i641 %empty" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 47 'extractvalue' 'streamin_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%streamin_last = extractvalue i641 %empty" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 48 'extractvalue' 'streamin_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i512 %streamin_data" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 49 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.01ns)   --->   "%add_ln82 = add i32 %trunc_ln82, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 50 'add' 'add_ln82' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 32" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.01ns)   --->   "%add_ln82_1 = add i32 %tmp_2, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 52 'add' 'add_ln82_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 64" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 53 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.01ns)   --->   "%add_ln82_2 = add i32 %tmp_4, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 54 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 96" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 55 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.01ns)   --->   "%add_ln82_3 = add i32 %tmp_6, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 56 'add' 'add_ln82_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 128" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.01ns)   --->   "%add_ln82_4 = add i32 %tmp_8, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 58 'add' 'add_ln82_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 160" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln82_5 = add i32 %tmp_s, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 60 'add' 'add_ln82_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 192" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.01ns)   --->   "%add_ln82_6 = add i32 %tmp_1, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 62 'add' 'add_ln82_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 224" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 63 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln82_7 = add i32 %tmp_3, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 64 'add' 'add_ln82_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 256" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 65 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln82_8 = add i32 %tmp_5, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 66 'add' 'add_ln82_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 288" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.01ns)   --->   "%add_ln82_9 = add i32 %tmp_7, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 68 'add' 'add_ln82_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 320" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 69 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln82_10 = add i32 %tmp_9, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 70 'add' 'add_ln82_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 352" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 71 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.01ns)   --->   "%add_ln82_11 = add i32 %tmp_10, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 72 'add' 'add_ln82_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 384" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 73 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln82_12 = add i32 %tmp_11, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 74 'add' 'add_ln82_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 416" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 75 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln82_13 = add i32 %tmp_12, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 76 'add' 'add_ln82_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 448" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 77 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln82_14 = add i32 %tmp_13, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 78 'add' 'add_ln82_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 480" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 79 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln82_15 = add i32 %tmp_14, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 80 'add' 'add_ln82_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%streamout_data = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln82_15, i32 %add_ln82_14, i32 %add_ln82_13, i32 %add_ln82_12, i32 %add_ln82_11, i32 %add_ln82_10, i32 %add_ln82_9, i32 %add_ln82_8, i32 %add_ln82_7, i32 %add_ln82_6, i32 %add_ln82_5, i32 %add_ln82_4, i32 %add_ln82_3, i32 %add_ln82_2, i32 %add_ln82_1, i32 %add_ln82" [../TinyYOLOHW_cmodel.cpp:57->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 81 'bitconcatenate' 'streamout_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.82ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 %axi_out_V_last_V, i512 %streamout_data, i64 %streamin_keep, i64 0, i1 %streamin_last" [../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 82 'write' 'write_ln70' <Predicate = true> <Delay = 0.82> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.97> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %streamin_last, void %while.body.i, void %_Z20example_stream_plus1ILi512ELi512ELi0ELi0ELi0EEvRN3hls6streamINS0_4axisI7ap_uintIXT_EEXT1_EXT2_EXT3_ELh56ELb0EEELi0EEERNS1_INS2_IS3_IXT0_EEXT1_EXT2_EXT3_ELh56ELb0EEELi0EEEj.exit" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 83 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [../TinyYOLOHW_cmodel.cpp:29->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 84 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 85 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.82ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 %axi_out_V_last_V, i512 %streamout_data, i64 %streamin_keep, i64 0, i1 %streamin_last" [../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 86 'write' 'write_ln70' <Predicate = true> <Delay = 0.82> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.97> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%ret_ln144 = ret" [../TinyYOLOHW_cmodel.cpp:144]   --->   Operation 87 'ret' 'ret_ln144' <Predicate = (streamin_last)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ quant_M]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ quant_n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ isMaxpool]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ is_1x1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln109      (spectopmodule      ) [ 000]
specinterface_ln109      (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specaxissidechannel_ln96 (specaxissidechannel) [ 000]
specaxissidechannel_ln96 (specaxissidechannel) [ 000]
br_ln0                   (br                 ) [ 000]
empty                    (read               ) [ 000]
streamin_data            (extractvalue       ) [ 000]
streamin_keep            (extractvalue       ) [ 011]
streamin_last            (extractvalue       ) [ 011]
trunc_ln82               (trunc              ) [ 000]
add_ln82                 (add                ) [ 000]
tmp_2                    (partselect         ) [ 000]
add_ln82_1               (add                ) [ 000]
tmp_4                    (partselect         ) [ 000]
add_ln82_2               (add                ) [ 000]
tmp_6                    (partselect         ) [ 000]
add_ln82_3               (add                ) [ 000]
tmp_8                    (partselect         ) [ 000]
add_ln82_4               (add                ) [ 000]
tmp_s                    (partselect         ) [ 000]
add_ln82_5               (add                ) [ 000]
tmp_1                    (partselect         ) [ 000]
add_ln82_6               (add                ) [ 000]
tmp_3                    (partselect         ) [ 000]
add_ln82_7               (add                ) [ 000]
tmp_5                    (partselect         ) [ 000]
add_ln82_8               (add                ) [ 000]
tmp_7                    (partselect         ) [ 000]
add_ln82_9               (add                ) [ 000]
tmp_9                    (partselect         ) [ 000]
add_ln82_10              (add                ) [ 000]
tmp_10                   (partselect         ) [ 000]
add_ln82_11              (add                ) [ 000]
tmp_11                   (partselect         ) [ 000]
add_ln82_12              (add                ) [ 000]
tmp_12                   (partselect         ) [ 000]
add_ln82_13              (add                ) [ 000]
tmp_13                   (partselect         ) [ 000]
add_ln82_14              (add                ) [ 000]
tmp_14                   (partselect         ) [ 000]
add_ln82_15              (add                ) [ 000]
streamout_data           (bitconcatenate     ) [ 011]
br_ln96                  (br                 ) [ 000]
specpipeline_ln29        (specpipeline       ) [ 000]
specloopname_ln96        (specloopname       ) [ 000]
write_ln70               (write              ) [ 000]
ret_ln144                (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_channels">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="quant_M">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_M"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="quant_n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="isMaxpool">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="isMaxpool"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="is_1x1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_1x1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stride">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="axi_in_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="axi_in_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="axi_in_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="axi_in_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="axi_out_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_out_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axi_out_V_strb_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axi_out_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="empty_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="641" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="0"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="0" index="3" bw="64" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="512" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="0" index="3" bw="64" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="512" slack="0"/>
<pin id="149" dir="0" index="6" bw="64" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="0" index="8" bw="1" slack="0"/>
<pin id="152" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="streamin_data_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="641" slack="0"/>
<pin id="161" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="streamin_data/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="streamin_keep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="641" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="streamin_keep/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="streamin_last_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="641" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="streamin_last/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln82_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln82_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="512" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln82_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="512" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln82_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_6_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="512" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln82_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_3/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_8_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="512" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln82_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_4/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="512" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln82_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_5/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="512" slack="0"/>
<pin id="256" dir="0" index="2" bw="9" slack="0"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln82_6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_6/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="512" slack="0"/>
<pin id="270" dir="0" index="2" bw="9" slack="0"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln82_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_7/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="512" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln82_8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_8/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="512" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln82_9_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_9/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="512" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln82_10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_10/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="512" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln82_11_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_11/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_11_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="512" slack="0"/>
<pin id="340" dir="0" index="2" bw="10" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln82_12_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_12/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_12_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="512" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln82_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_13/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_13_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="512" slack="0"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln82_14_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_14/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_14_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="512" slack="0"/>
<pin id="382" dir="0" index="2" bw="10" slack="0"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln82_15_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_15/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="streamout_data_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="512" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="0" index="3" bw="32" slack="0"/>
<pin id="398" dir="0" index="4" bw="32" slack="0"/>
<pin id="399" dir="0" index="5" bw="32" slack="0"/>
<pin id="400" dir="0" index="6" bw="32" slack="0"/>
<pin id="401" dir="0" index="7" bw="32" slack="0"/>
<pin id="402" dir="0" index="8" bw="32" slack="0"/>
<pin id="403" dir="0" index="9" bw="32" slack="0"/>
<pin id="404" dir="0" index="10" bw="32" slack="0"/>
<pin id="405" dir="0" index="11" bw="32" slack="0"/>
<pin id="406" dir="0" index="12" bw="32" slack="0"/>
<pin id="407" dir="0" index="13" bw="32" slack="0"/>
<pin id="408" dir="0" index="14" bw="32" slack="0"/>
<pin id="409" dir="0" index="15" bw="32" slack="0"/>
<pin id="410" dir="0" index="16" bw="32" slack="0"/>
<pin id="411" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="streamout_data/1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="streamin_keep_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="streamin_keep "/>
</bind>
</comp>

<comp id="435" class="1005" name="streamin_last_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="streamin_last "/>
</bind>
</comp>

<comp id="440" class="1005" name="streamout_data_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="512" slack="1"/>
<pin id="442" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="streamout_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="84" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="153"><net_src comp="120" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="158"><net_src comp="122" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="162"><net_src comp="130" pin="5"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="130" pin="5"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="171"><net_src comp="130" pin="5"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="176"><net_src comp="159" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="86" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="159" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="90" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="86" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="159" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="92" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="86" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="159" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="94" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="159" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="159" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="98" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="159" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="100" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="72" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="86" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="159" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="102" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="159" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="104" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="72" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="86" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="159" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="106" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="159" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="108" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="159" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="110" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="86" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="159" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="112" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="86" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="159" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="114" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="159" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="116" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="412"><net_src comp="118" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="413"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="414"><net_src comp="373" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="415"><net_src comp="359" pin="2"/><net_sink comp="393" pin=3"/></net>

<net id="416"><net_src comp="345" pin="2"/><net_sink comp="393" pin=4"/></net>

<net id="417"><net_src comp="331" pin="2"/><net_sink comp="393" pin=5"/></net>

<net id="418"><net_src comp="317" pin="2"/><net_sink comp="393" pin=6"/></net>

<net id="419"><net_src comp="303" pin="2"/><net_sink comp="393" pin=7"/></net>

<net id="420"><net_src comp="289" pin="2"/><net_sink comp="393" pin=8"/></net>

<net id="421"><net_src comp="275" pin="2"/><net_sink comp="393" pin=9"/></net>

<net id="422"><net_src comp="261" pin="2"/><net_sink comp="393" pin=10"/></net>

<net id="423"><net_src comp="247" pin="2"/><net_sink comp="393" pin=11"/></net>

<net id="424"><net_src comp="233" pin="2"/><net_sink comp="393" pin=12"/></net>

<net id="425"><net_src comp="219" pin="2"/><net_sink comp="393" pin=13"/></net>

<net id="426"><net_src comp="205" pin="2"/><net_sink comp="393" pin=14"/></net>

<net id="427"><net_src comp="191" pin="2"/><net_sink comp="393" pin=15"/></net>

<net id="428"><net_src comp="177" pin="2"/><net_sink comp="393" pin=16"/></net>

<net id="429"><net_src comp="393" pin="17"/><net_sink comp="142" pin=5"/></net>

<net id="433"><net_src comp="163" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="438"><net_src comp="168" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="443"><net_src comp="393" pin="17"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="142" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axi_out_V_data_V | {2 }
	Port: axi_out_V_keep_V | {2 }
	Port: axi_out_V_strb_V | {2 }
	Port: axi_out_V_last_V | {2 }
 - Input state : 
	Port: TinyYOLOHW : axi_in_V_data_V | {1 }
	Port: TinyYOLOHW : axi_in_V_keep_V | {1 }
	Port: TinyYOLOHW : axi_in_V_strb_V | {1 }
	Port: TinyYOLOHW : axi_in_V_last_V | {1 }
  - Chain level:
	State 1
		trunc_ln82 : 1
		add_ln82 : 2
		tmp_2 : 1
		add_ln82_1 : 2
		tmp_4 : 1
		add_ln82_2 : 2
		tmp_6 : 1
		add_ln82_3 : 2
		tmp_8 : 1
		add_ln82_4 : 2
		tmp_s : 1
		add_ln82_5 : 2
		tmp_1 : 1
		add_ln82_6 : 2
		tmp_3 : 1
		add_ln82_7 : 2
		tmp_5 : 1
		add_ln82_8 : 2
		tmp_7 : 1
		add_ln82_9 : 2
		tmp_9 : 1
		add_ln82_10 : 2
		tmp_10 : 1
		add_ln82_11 : 2
		tmp_11 : 1
		add_ln82_12 : 2
		tmp_12 : 1
		add_ln82_13 : 2
		tmp_13 : 1
		add_ln82_14 : 2
		tmp_14 : 1
		add_ln82_15 : 2
		streamout_data : 3
		write_ln70 : 4
		br_ln96 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln82_fu_177    |    0    |    39   |
|          |   add_ln82_1_fu_191   |    0    |    39   |
|          |   add_ln82_2_fu_205   |    0    |    39   |
|          |   add_ln82_3_fu_219   |    0    |    39   |
|          |   add_ln82_4_fu_233   |    0    |    39   |
|          |   add_ln82_5_fu_247   |    0    |    39   |
|          |   add_ln82_6_fu_261   |    0    |    39   |
|    add   |   add_ln82_7_fu_275   |    0    |    39   |
|          |   add_ln82_8_fu_289   |    0    |    39   |
|          |   add_ln82_9_fu_303   |    0    |    39   |
|          |   add_ln82_10_fu_317  |    0    |    39   |
|          |   add_ln82_11_fu_331  |    0    |    39   |
|          |   add_ln82_12_fu_345  |    0    |    39   |
|          |   add_ln82_13_fu_359  |    0    |    39   |
|          |   add_ln82_14_fu_373  |    0    |    39   |
|          |   add_ln82_15_fu_387  |    0    |    39   |
|----------|-----------------------|---------|---------|
|   read   |   empty_read_fu_130   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_142   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  streamin_data_fu_159 |    0    |    0    |
|extractvalue|  streamin_keep_fu_163 |    0    |    0    |
|          |  streamin_last_fu_168 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln82_fu_173   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_2_fu_183     |    0    |    0    |
|          |      tmp_4_fu_197     |    0    |    0    |
|          |      tmp_6_fu_211     |    0    |    0    |
|          |      tmp_8_fu_225     |    0    |    0    |
|          |      tmp_s_fu_239     |    0    |    0    |
|          |      tmp_1_fu_253     |    0    |    0    |
|          |      tmp_3_fu_267     |    0    |    0    |
|partselect|      tmp_5_fu_281     |    0    |    0    |
|          |      tmp_7_fu_295     |    0    |    0    |
|          |      tmp_9_fu_309     |    0    |    0    |
|          |     tmp_10_fu_323     |    0    |    0    |
|          |     tmp_11_fu_337     |    0    |    0    |
|          |     tmp_12_fu_351     |    0    |    0    |
|          |     tmp_13_fu_365     |    0    |    0    |
|          |     tmp_14_fu_379     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate| streamout_data_fu_393 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   624   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| streamin_keep_reg_430|   64   |
| streamin_last_reg_435|    1   |
|streamout_data_reg_440|   512  |
+----------------------+--------+
|         Total        |   577  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_142 |  p5  |   2  |  512 |  1024  ||    0    ||    9    |
| grp_write_fu_142 |  p6  |   2  |  64  |   128  ||    0    ||    9    |
| grp_write_fu_142 |  p8  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |  1154  ||  1.281  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   624  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   27   |
|  Register |    -   |   577  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   577  |   651  |
+-----------+--------+--------+--------+
