<!-- DO NOT HAND EDIT. -->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
        "http://www.w3.org/TR/html4/loose.dtd">
        <html>
        <head><title>RCU Guarantees [LWN.net]</title>
        <meta HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
	<META NAME="robots" CONTENT="noindex">
        <link rel="icon" href="/images/favicon.png" type="image/png">
        <link rel="alternate" type="application/rss+xml" title="LWN.net headlines" href="http://lwn.net/headlines/newrss">
<link rel="alternate" type="application/rss+xml" title="Comments posted to this article" href="http://lwn.net/headlines/418853/">
        <link rel="stylesheet" href="/CSS/lwn">
<link rel="stylesheet" href="/CSS/nosub">

        

        </head>
        <body bgcolor="#ffffff" link="Blue" VLINK="Green" alink="Green">
<h1>RCU Guarantees</h1>
<table class="Page">
<tr>
<td><table><tr>
<td class="MidColumn">
           <div class="Printable">
<div class="ArticleText">
<div class="GAByline">
           <p>January 14, 2017</p>
           <p>This article was contributed by Jade Alglave,
	   Paul E. McKenney, Alan Stern, Luc Maranget, and Andrea Parri</p>
           </div>

<p>
For the strong model, RCU's ordering rules may be summarized as follows:

<ol>
<li>	In the absence of an RCU grace period, read-side critical
	sections provide no ordering guarantees whatsoever.
<li>	In the absence of an RCU read-side critical section, grace
	periods provide the same ordering guarantees as do full
	memory barriers.
<li>	If anything following a given RCU read-side critical section's
	<tt>rcu_read_lock()</tt> precedes a given grace period, then
	anything preceding that critical section's <tt>rcu_read_unlock()</tt>
	also precedes anything following that grace period.
<li>	If anything preceding a given RCU read-side critical section's
	<tt>rcu_read_unlock()</tt> follows a given grace period, then
	anything following that critical section's <tt>rcu_read_lock()</tt>
	also follows anything preceding that grace period.
</ol>

<p>
The first two guarantees are straightforward, but the last two could
use some illustration, which is provided in the following sections.

<h2><a name="#RCU Guarantee #3">RCU Guarantee #3</a></h2>

<p>
The following diagram illustrates the third RCU guarantee:

<p><img src="RCUGuaranteeFwd.svg" alt="RCUGuaranteeFwd.svg" width="45%"></p>

<p>
In the above diagram, we have an RCU read-side critical section
on <tt>P0()</tt> and an RCU grace period on <tt>P1()</tt>.
Memory reference&nbsp;Y0 precedes memory reference&nbsp;Y1.
There are three straightforward ways to establish that Y0 precedes Y1:
(1)&nbsp;Y1 is a load that returns the value stored by Y0,
(2)&nbsp;Y0 is a load that returns the value from some store preceding
the store Y1, and
(3)&nbsp;Both Y0 and Y1 are stores, and Y1 overwrites eihter the value
written by Y0 or overwrites some later value.
In addition to these straightforward ways of establishing order,
there is an arbitrarily large number of more complex ways involving
additional threads, memory barriers, dependencies, etc.

<p>
Regardless of how ordering is established, given that Y0 follows
the <tt>rcu_read_lock()</tt> and precedes a grace period, we know
that everything preceding the <tt>rcu_read_unlock()</tt> precedes
anything following the grace period.
In this case, as shown in the figure, the resulting guarantee is
that X0 precedes X1.

<h2><a name="#RCU Guarantee #4">RCU Guarantee #4</a></h2>

<p>
The following diagram illustrates the fourth RCU guarantee:

<p><img src="RCUGuaranteeRev.svg" alt="RCUGuaranteeRev.svg" width="45%"></p>

<p>
Here we have memory reference&nbsp;Y1 preceding <tt>P0()</tt>'s
<tt>rcu_read_unlock()</tt> and also following memory reference&nbsp;Y0,
which in turn means that everything following the <tt>rcu_read_lock()</tt>
must follow anything preceding the RCU grace period.
In this case, this guarantees that X1 will follow X0.

<h2><a name="#Combined Guarantees">Combined Guarantees</a></h2>

<p>
Can the third and fourth guarantees be strung together?
Use cases for this sort of thing are rare, but not unheard of:
Use cases include some situations involving combinations of RCU and
reference counting.
The answer is &ldquo;not always&rdquo;, as illustrated by the following
diagram:

<p><img src="RCUGuaranteeFwd2.svg" alt="RCUGuaranteeFwd2.svg" width="70%"></p>

<p>
The third guarantee ensures that all accesses preceding <tt>P0()</tt>'s
<tt>rcu_read_unlock()</tt> will precede Z0, and the fourth guarantee
ensures that all accesses following <tt>P2()</tt>'s <tt>rcu_read_lock()</tt>
will follow Y1, but this is not sufficient to guarantee that X0 precedes X1
because the two critical sections can overlap during <tt>P1()</tt>'s grace
period.

<p>
But what happens if we add another grace period, as illustrated by the
following diagram?

<p><img src="RCUGuaranteeFwd3.svg" alt="RCUGuaranteeFwd3.svg" width="95%"></p>

<p>
Starting with CPUs&nbsp;1 and&nbsp;2, we see that the entirety of <tt>P2()</tt>'s
read-side critical section must follow memory reference&nbsp;X1.
Pulling in <tt>P0()</tt>'s critical section, we see that this entire
critical section must precede Y0.
As a consequence, some portion of <tt>P2()</tt>'s critical section occurs
after <tt>P0()</tt>'s <tt>rcu_read_lock()</tt>.
Now pulling in <tt>P3()</tt>'s grace period, we see that both Z0 and X0 precede
the beginning of this new grace period, which means that all of both
critical sections must precede W1.

<p>
Therefore, because W0 precedes <tt>P0()</tt>'s <tt>rcu_read_unlock()</tt>, W0 must
precede W1, thus providing the ordering of interest.

<h2><a name="#RCU Cycles: General Rule">RCU Cycles: General Rule</a></h2>

<p>
In general, an RCU grace period paired with an RCU read-side critical section
provides ordering.
As a result, counterintuitive cyclic orderings are prohibited only in cases
where there are at least as many RCU grace periods as there are RCU read-side
critical sections, regardless of the order in which the grace periods and
critical sections occur.

<p>
However, the diagrams are getting large, so we will switch to C-code fragments.
The following fragment has three RCU grace periods and three RCU read-side
critical sections:

<blockquote>

<p>
<a href="C-ISA2-6+o-sync-o+o-sync-o+o-sync-o+rl-o-o-rul+rl-o-o-rul+rl-o-o-rul.litmus">Litmus Test N</a>

<pre>
 1 void P0(void)              void P3(void)
 2 {                          {
 3   WRITE_ONCE(a, 1);          rcu_read_lock();
 4   synchronize_rcu();         r3 = READ_ONCE(d);
 5   WRITE_ONCE(b, 1);          WRITE_ONCE(e, 1);
 6 }                            rcu_read_unlock();
 7                            }
 8 void P1(void)
 9 {                          void P4(void)
10   r1 = READ_ONCE(b);       {
11   synchronize_rcu();         rcu_read_lock();
12   WRITE_ONCE(c, 1);          r4 = READ_ONCE(e);
13 }                            WRITE_ONCE(f, 1);
14                              rcu_read_unlock();
15 void P2(void)              }
16 {
17   r2 = READ_ONCE(c);       void P5(void)
18   synchronize_rcu();       {
19   WRITE_ONCE(d, 1);          rcu_read_lock();
20 }                            r5 = READ_ONCE(f);
21                              r6 = READ_ONCE(a);
22                              rcu_read_unlock();
23                            }
</pre>
</blockquote>

<p>
Can the result
<tt>(r1 &amp;&amp; r2 &amp;&amp; r3 &amp;&amp; r4 &amp;&amp; r5 &amp;&amp; !r6)</tt>
occur?

<p>
Here the grace periods order the writes to <tt>a</tt>, <tt>b</tt>, <tt>c</tt>,
and <tt>d</tt>, and the three grace periods are themselves ordered.
Therefore, <tt>P3()</tt>'s write to <tt>e</tt> must be ordered after
<tt>P2()</tt>'s read from <tt>c</tt> and thus after the end of <tt>P1()</tt>'s
grace period.
This in turn means that <tt>P4()</tt>'s read from <tt>e</tt> is after the
end of <tt>P1()</tt>'s grace period, and thus that <tt>P4()</tt>'s write to
<tt>f</tt> must be ordered after <tt>P1()</tt>'s read from <tt>b</tt>,
that is to say, after the end of <tt>P0()</tt>'s grace period.
Again, this implies that <tt>P5()</tt>'s read from <tt>f</tt> follows the
end of <tt>P0()</tt>'s grace period, which means that <tt>P5()</tt>'s
read from <tt>a</tt> must follow <tt>P0()</tt>'s write, and thus that
the counterintuitive cyclic result cannot happen.

<p>
The tool agrees with this analysis, as can be seen by executing
the following command:

<blockquote>
<pre>
herd7 -conf strong.cfg C-ISA2-6+o-sync-o+o-sync-o+o-sync-o+rl-o-o-rul+rl-o-o-rul+rl-o-o-rul.litmus
</pre>
</blockquote>

<p>
This command's output is as follows:

<blockquote>
<pre>
Test C-ISA2-6+o-sync-o+o-sync-o+o-sync-o+rl-o-o-rul+rl-o-o-rul+rl-o-o-rul Allowed
States 63
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=0; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=0; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=0; 4:r4=1; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=0; 5:r5=1; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=0;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=0; 5:r6=1;
1:r1=1; 2:r2=1; 3:r3=1; 4:r4=1; 5:r5=1; 5:r6=1;
No
Witnesses
Positive: 0 Negative: 63
Condition exists (1:r1=1 /\ 2:r2=1 /\ 3:r3=1 /\ 4:r4=1 /\ 5:r5=1 /\ 5:r6=0)
Observation C-ISA2-6+o-sync-o+o-sync-o+o-sync-o+rl-o-o-rul+rl-o-o-rul+rl-o-o-rul Never 0 63
Hash=b2da0ec67e3503cb11493c4e73ea9b4a

</pre>
</blockquote>

<p>
It is important to note that RCU grace periods and read-side critical
sections can interact indirectly, as those of <tt>P1()</tt> and
<tt>P4()</tt> did, and that the RCU guarantees apply even for these
indirect interactions.

<!-- <p>@@QQAL@@ -->

           
</div> <!-- ArticleText -->
<p><a name="Comments"></a>


</div><!-- Printable -->
</td> <!-- MC -->
</tr></table></td>
</tr></table><!-- endpage -->
            
        </body></html>
        
