# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mul_4.srcs/sources_1/ip/adder_0/sources_1/new/adder.v" \
"../../../../mul_4.srcs/sources_1/ip/adder_0/sim/adder_0.v" \
"../../../../mul_4.srcs/sources_1/ip/full_adder_0/sources_1/new/full_adder.v" \
"../../../../mul_4.srcs/sources_1/ip/full_adder_0/sim/full_adder_0.v" \
"../../../../mul_4.srcs/sources_1/ip/adder_2/sim/adder_2.v" \
"../../../../mul_4.srcs/sources_1/ip/adder_1/sim/adder_1.v" \
"../../../../mul_4.srcs/sources_1/new/mul_4.v" \
"../../../../mul_4.srcs/sim_1/new/mul_4_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
