module top_module(a,b,out_or_bitwise,out_or_logical,out_not);
    input wire [2:0] a;
    input wire [2:0] b;
    output wire [2:0] out_or_bitwise;
    output wire [5:0] out_not;
    output wire out_or_logical;
    
    assign out_or_bitwise [2:0] = a | b; //对于逻辑或和按位或要有一个清醒的认识
    assign out_or_logical = a || b;
    assign out_not = ~{b,a};

endmodule
