
---------- Begin Simulation Statistics ----------
final_tick                                81973785000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296484                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759928                       # Number of bytes of host memory used
host_op_rate                                   563163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   143.93                       # Real time elapsed on the host
host_tick_rate                              569544920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081974                       # Number of seconds simulated
sim_ticks                                 81973785000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           55                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.145455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.848052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           53     96.36%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.82%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           55                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              99.333333                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        99.333333                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4263269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data      3769828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8033098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       206000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87383.766234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71849.167483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83546.075085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       204000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85383.766234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 70981.049563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82792.407752                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4260189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data      3768807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8028996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    269142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     73358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    342706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data         1021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    262982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     48693000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    311879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3767                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       791471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data       712666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       126000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 166110.944614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 110881.167919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 140103.189455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       124000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 164110.944614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 108877.080176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 138102.155795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       774120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data       697224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2882191000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   1712226995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4594543995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.021668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        15442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       124000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2847489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   1681170995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4528783995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.021922                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.021667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        15441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32793                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.813830                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2597                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5054740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data      4482494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9537237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       166000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 154242.719397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 108460.486849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133815.318598                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       164000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 152242.719397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 107265.083090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 132403.254787                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5034309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data      4466031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9500341                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3151333000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   1785584995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4937249995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.003673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003869                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        20431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data        16463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36896                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3110471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   1729863995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4840662995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        16127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5054740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data      4482494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9537237                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       166000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 154242.719397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 108460.486849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133815.318598                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       164000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 152242.719397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 107265.083090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 132403.254787                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5034309                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data      4466031                       # number of overall hits
system.cpu.dcache.overall_hits::total         9500341                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       332000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3151333000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   1785584995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4937249995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.003673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003869                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        20431                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data        16463                       # number of overall misses
system.cpu.dcache.overall_misses::total         36896                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       328000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3110471000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   1729863995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4840662995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003833                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        16127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36560                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35536                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            260.856154                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         19111034                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.005228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   901.915891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   119.831256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.880777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.117023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          19111034                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.752375                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9536901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32880                       # number of writebacks
system.cpu.dcache.writebacks::total             32880                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       50                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003356                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 47                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.060403                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 60                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.533333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.908648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       55     91.67%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.67%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.67%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   60                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     29277670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst      2825628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32103303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        86800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82303.473492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 86370.721483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83628.967334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        79500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80303.473492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86490.065121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82111.684635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     29275482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst      2824576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32100058                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    180080000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     90861999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271375999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1052                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3245                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    175704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     78359999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    254381999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3098                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     29277670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst      2825628                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32103303                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82303.473492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 86370.721483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83628.967334                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80303.473492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86490.065121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82111.684635                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     29275482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst      2824576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32100058                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       434000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    180080000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     90861999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271375999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1052                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3245                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    175704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     78359999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    254381999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3098                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     29277670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst      2825628                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32103303                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82303.473492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 86370.721483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83628.967334                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80303.473492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86490.065121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82111.684635                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     29275482                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst      2824576                       # number of overall hits
system.cpu.icache.overall_hits::total        32100058                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       434000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    180080000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     90861999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271375999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2188                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1052                       # number of overall misses
system.cpu.icache.overall_misses::total          3245                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    175704000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     78359999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    254381999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3098                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2841                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          10365.887956                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         64209703                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   250.070724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.791846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.976839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.022624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              3097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          64209703                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.866294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32103155                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2841                       # number of writebacks
system.cpu.icache.writebacks::total              2841                       # number of writebacks
system.cpu.idleCycles                             238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.070470                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.067114                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.010067                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010067                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            60                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.196039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  52     86.67%     86.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.67%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      6.67%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.67%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      1.67%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              60                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.080537                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              298                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    81965719000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       50                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           86                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67972.358696                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67972.358696                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     25013828                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     25013828                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            368                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       132000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 108733.428368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 119080.139373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111757.958565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       112000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88733.428368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 99114.982578                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91768.064679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst          785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    152553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     68352000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    221169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.641225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.633554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    124493000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     56892000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    181609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.641225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.633554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.638799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1979                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        17351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        15441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       121000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 163017.759084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 106575.698123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136387.164455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       101000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 143017.759084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86575.698123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116387.164455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   383                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2790538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1629649000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4420308000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.986571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.990286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        17118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        15291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32410                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       101000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2448178000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1323829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3772108000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.986571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.990286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        15291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32410                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         3080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       201000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 109571.227741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 122716.560510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111293.997550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       181000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89571.227741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 102716.560510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91293.997550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data          372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    233825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     38533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    272559000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.692857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.457726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.650119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    191145000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     32253000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    223579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.692857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.457726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.650119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2449                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2834                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2834                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32880                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32880                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst          906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        16127                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39658                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       161000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 108733.428368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 157093.444837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 119080.139373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 106900.480615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133395.841251                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       141000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88733.428368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 137093.444837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 99114.982578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86900.480615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113396.384169                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst          785                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         1179                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst          332                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data          522                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2820                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    152553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3024363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     68352000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   1668182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4914036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.641225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.942294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.633554                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.967632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928892                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1403                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        19252                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          574                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        15605                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36838                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst       224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    124493000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2639323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     56892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   1356082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4177296000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.641225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.942294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.633554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.967632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        19252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        15605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36838                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        16127                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39658                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       161000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 108733.428368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 157093.444837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 119080.139373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 106900.480615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133395.841251                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       141000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67972.358696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88733.428368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 137093.444837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 99114.982578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86900.480615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112947.100683                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst          785                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         1179                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst          332                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data          522                       # number of overall hits
system.l2.overall_hits::total                    2820                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    152553000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3024363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     68352000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   1668182000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4914036000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.641225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.942294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.633554                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.967632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928892                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1403                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        19252                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          574                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        15605                       # number of overall misses
system.l2.overall_misses::total                 36838                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst       224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     25013828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    124493000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2639323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     56892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   1356082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4202309828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.641225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.942294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.633554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.967632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.938171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        19252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        15605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37206                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              460                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 460                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     6                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          33507                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.083291                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   661819                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      20.124506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.035094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.111567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.262725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   118.276227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3490.525248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.697458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   426.014202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.028876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.852179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.104007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993420                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     37603                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    661819                       # Number of tag accesses
system.l2.tags.tagsinuse                  4069.047027                       # Cycle average of tags in use
system.l2.tags.total_refs                       78338                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       102                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29469                       # number of writebacks
system.l2.writebacks::total                     29469                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1229488.86                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                61769.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     15604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     43019.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        29.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        22.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         1561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1095375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       447363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1544299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              1561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       287311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1095375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     15030756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst       447363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     12183407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29047335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23006770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       287311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1095375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     15030756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       447363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     12183407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52054105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23006770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23006770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        24992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.560819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.572453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.527622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16405     65.64%     65.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3188     12.76%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1822      7.29%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1496      5.99%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          718      2.87%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          261      1.04%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          224      0.90%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          275      1.10%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          603      2.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24992                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2380992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2381120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1884352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1885952                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        36672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        126592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        23552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1232128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        36672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       998720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2381120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1885952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1885952                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        19252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        15605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     60625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37146.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37416.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     85659.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     47742.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35570.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        23552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1232064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        36672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       998656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1561.474805634509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1561.474805634509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 287311.364236749592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1095374.576152607799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15029975.741634964943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 447362.531814286776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 12182626.433560436592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       121250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       179500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     13670000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     52494750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1649111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     27356250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    555084500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  64517743.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1884352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 22987251.351148419082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1901208865750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              120477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28039                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        19252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        15605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29468                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    62.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1724                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004395300500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.352764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.497687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.709172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1650     99.16%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.78%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   36382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     37205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37205                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       37205                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 45.53                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    16940                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  186015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   81973711000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2298017500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1600461250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.694111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.676260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              266     15.99%     15.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.36%     16.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1379     82.87%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.42%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29468                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29468                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.83                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   24702                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2464360230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 90563760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     16300112730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            473.440628                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    348380500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2272400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  13618402500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  26623491250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3365297250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  35745813500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            219564480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 48116805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     10223328480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               136516800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5371953600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3874460220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38809720245                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          75987566000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               76634820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2476572480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 87964800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     14604756030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            470.348181                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    395868750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2261480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  13900146750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29988015500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3400357750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  32027916250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            235809120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 46727835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11515377120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               129112620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5346138720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4031553060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            38556220635                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          75916016250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               77057640                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       107495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       107495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4267072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4267072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4267072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           188162000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          200081250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37205                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         70290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29468                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3617                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32410                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4795                       # Transaction distribution
system.switch_cpus.Branches                   2777919                       # Number of branches fetched
system.switch_cpus.committedInsts            22000001                       # Number of instructions committed
system.switch_cpus.committedOps              42063622                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             4263269                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   150                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              791471                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   280                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000098                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            29277670                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   171                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999902                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 71959141                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       71952060.414038                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13170711                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     10357904                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1805587                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       18355165                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              18355165                       # number of float instructions
system.switch_cpus.num_fp_register_reads     31131682                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     17625639                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              486054                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        7080.585962                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      28253873                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             28253873                       # number of integer instructions
system.switch_cpus.num_int_register_reads     49584221                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     21159472                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             4263269                       # Number of load instructions
system.switch_cpus.num_mem_refs               5054733                       # number of memory refs
system.switch_cpus.num_store_insts             791464                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         49572      0.12%      0.12% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          25077047     59.62%     59.73% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1368      0.00%     59.74% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            266370      0.63%     60.37% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         2186702      5.20%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             320      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              940      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           483118      1.15%     66.72% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.72% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             2066      0.00%     66.73% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc         1206738      2.87%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMult              56      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            236      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      3621460      8.61%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       964025      2.29%     80.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv       481418      1.14%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      2667453      6.34%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::MemRead           879547      2.09%     90.07% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          786433      1.87%     91.94% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      3383722      8.04%     99.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         5031      0.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           42063622                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF  81973785000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      1921273                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          322                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2761                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      2598974                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1636851                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1921273                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       284422                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       2598974                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        235855                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         1597                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        10828507                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9401915                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2794                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          2584514                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      2588970                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           59                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts        88564                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts     20672462                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps     38991622                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples      9969707                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.911010                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.793281                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0       104180      1.04%      1.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      2817048     28.26%     29.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      1183649     11.87%     41.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      1876385     18.82%     59.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4         2016      0.02%     60.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       927197      9.30%     69.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6       469522      4.71%     74.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          740      0.01%     74.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      2588970     25.97%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total      9969707                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts         17838078                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       234748                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts        25615829                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads             3996393                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          656      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     22995375     58.98%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           48      0.00%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           63      0.00%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2125375      5.45%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           48      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       468638      1.20%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           22      0.00%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      1172115      3.01%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult           64      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            4      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd      3521377      9.03%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       937318      2.40%     80.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       468060      1.20%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult      2593396      6.65%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead       708666      1.82%     89.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite       708755      1.82%     91.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      3287727      8.43%     99.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         3907      0.01%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total     38991622                       # Class of committed instruction
system.switch_cpus_1.commit.refs              4709055                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts          20672462                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps            38991622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.484054                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.484054                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      3344264                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     39113317                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        1330322                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         3090847                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         2839                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      2214734                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses           4004273                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 205                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses            714513                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                 308                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           2598974                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2825629                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7134150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts             20742474                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles           97                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles          409                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          5678                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.259727                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2845432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1872706                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.072884                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      9983013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.919606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.502108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        3506507     35.12%     35.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         236106      2.37%     37.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         457977      4.59%     42.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1062736     10.65%     52.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         360003      3.61%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         346413      3.47%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         122271      1.22%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         244489      2.45%     63.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3646511     36.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      9983013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        30266354                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes       17140591                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 23565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         3383                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        2588526                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.901907                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            4719127                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores           714507                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         13113                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4007409                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          243                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       717993                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     39080132                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4004620                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         6729                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     39044741                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           56                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        22842                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         2839                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        22902                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       234262                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        11016                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         5331                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         2508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers        50933964                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count            39042125                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.589388                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers        30019846                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.901646                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent             39043053                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads       31091824                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      18364112                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.065887                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.065887                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1467      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     23038629     59.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           50      0.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           74      0.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      2127563      5.45%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           76      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       469371      1.20%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           30      0.00%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      1172284      3.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult           64      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            4      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd      3521635      9.02%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       937425      2.40%     80.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       468242      1.20%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult      2593626      6.64%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead       713997      1.83%     89.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite       711169      1.82%     91.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      3291732      8.43%     99.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4024      0.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total     39051470                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      17848981                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     35697854                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     17847570                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     17881314                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            123039                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.003151                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        122768     99.78%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            5      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult           10      0.01%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           96      0.08%     99.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           59      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           52      0.04%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           49      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     21324061                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     52511586                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     21194555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     21287382                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded         39079594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        39051470                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          538                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        88509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          448                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          479                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined       106787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples      9983013                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.911792                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.950182                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0       104588      1.05%      1.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1       716155      7.17%      8.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      2100924     21.04%     29.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      2088194     20.92%     50.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       970995      9.73%     59.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      1433414     14.36%     74.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      1512965     15.16%     89.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       706179      7.07%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       349599      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total      9983013                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.902580                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses           2825709                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 151                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          441                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          327                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4007409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       717993                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      12720714                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           28                       # number of misc regfile writes
system.switch_cpus_1.numCycles               10006578                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF  81973785000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles         38232                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps     44851316                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2452283                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        2258272                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents          195                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          233                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     85060637                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     39101787                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     44968297                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         4377426                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        46394                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         2839                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      3304039                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         116981                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     30297711                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     31163376                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2199                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           88                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9322227                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           46460923                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          78173823                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       108656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                117692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       380032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4444160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4824192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81973785000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          149477000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9293997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         109681998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1886016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            73706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080852                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  73221     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    485      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              73706                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        78035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            477                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           34048                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2841                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6694                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3767                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
